3GPW14G-F-80N-60.000 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GPW14G-F-80N-60.000

3GPW14G-F-80N-60.000: Description14 pin Dual-in-Line VCXO; CategoryPassive components oscillator; File Size86KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

3GPW14G-F-80N-60.000 Overview

14 pin Dual-in-Line VCXO

3GPW14G-F-80N-60.000 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Euroquartz
Reach Compliance Code	compliant
Maximum control voltage	2 V
Minimum control voltage	1.3 V
maximum descent time	7 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	100%
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	20.2mm x 12.8mm x 5.08mm
longest rise time	7 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

EURO

QUARTZ

Frequency range 750kHz to 800MHz

LVPECL Output

Supply Voltage 3.3 VDC

Phase jitter 2.35ps typical

Pull range from ±30ppm to ±150ppm

DESCRIPTION

GPW14 VCXOs are packaged in an industry-standard 14 pin dual-in-

line package. Typical phase jitter for GPW series VCXOs is 2.35ps.

Output is LVPECL. Applications include phase lock loop, SONET/ATM,

set-top boxes, MPEG , audio/video modulation, video game consoles

and HDTV.

SPECIFICATION

Frequency Range:

Supply Voltage:

Output Logic:

RMS Period Jitter:

Peak to Peak Jitter:

Phase Jitter:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

GPW14 LVPECL VCXO

14 pin Dual-in-Line VCXO

OUTLINE & DIMENSIONS

Pulling Range:

Control Voltage Range:

Temperature Stability:

Output Load:

Rise/Fall Times:

Duty Cycle:

Start-up Time:

Current Consumption:

Static Discharge Protection:

Storage Temperature:

Ageing:

Enable/Disable:

RoHS Status:

750.0kHz to 800.0MHz

3.3 VDC ±5%

LVPECL

4.3ps typical

27.0ps typical

2.35ps typical

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

Vdd-1.025V minimum

Vdd-0.880V maximum

Vdd-1.810V minimum

Vdd-1.620V maximum

(RL=50 to Vdd-2V)

From ±30ppm to ±150ppm

1.65 ±0.35 Volts

See table

50 into Vdd or Thevenin equiv.

0.5ns typ., 0.7ns max.

20% Vdd to 80% Vdd

50% ±5%

(Measured at Vdd-1.3V)

10ms maximum, 5ms typical

75mA maximum at 212.5MHz

80mA maximum at 622.08MHz

2kV maximum

-55° to +150°C

±2ppm per year maximum

Not implemented, 4 pin package

Fully compliant or non-compliant

versions available

PART NUMBERING

Example:

3GPW14G-B-80N-60.000

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

Supply Voltage

3 = +3.3V

Series Designator

GPW14

RoHS Status

G = RoHs compliant

Blank = RoHS non-compliant

Stability over temperature range

(See table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 Email: info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

Network card power supply circuit using SC1470 control chip

UAA4002 combined with HEF4752V is used for SPWM frequency conversion speed regulation system of three-phase AC motor

HT-12 series circuit-b

OPT202 circuit functional block diagram

Standard image generator with frequency synthesizer

Toy submarine sinking and floating control circuit

Interpretation of analog electronic circuits: Usually when we get excited and find a circuit diagram on the Internet and are ready to "feverish", we usually need to understand the circuit diagram. So what is "reading" a circuit diagram? The so-ca...; songbo Analog electronics

Implementation of uC_OS_ porting on TMS320F2812: [size=5]Implementation of uC_OS_ porting on TMS320F2812[/size] [size=5][/size] [size=5] [/size] [size=5][/size]...; Jacktang DSP and ARM Processors

Do you use cmake a lot in practice? Please share your thoughts on using it, having used it, or thinking of using it.: Recently, I saw netizens on the forum mentioning cmake when playing with Xianji's high-performance MCU. Some netizens gave feedback: " There are still some aspects of the HPM6750 development environme...; nmg Domestic Chip Exchange

FPGA Hardware Semantics: It is very helpful for beginners to understand the macro~~ Hehe...; konginger FPGA/CPLD

EEWORLD University Hall----Industrial Robot Seminar: Industrial Robot Seminar : https://training.eeworld.com.cn/course/5542...; hi5 Robotics Development

Electroplating process: 1. Classification of electroplating process: 2. Process flow: 3. Process description: .........; feifei PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components