EEWORLDEEWORLDEEWORLD

Part Number

Search

2160-2-54-122

Description
Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal, Locking
CategoryThe connector    The connector   
File Size117KB,1 Pages
ManufacturerConexcon Group
Environmental Compliance
Download Datasheet Parametric View All

2160-2-54-122 Overview

Board Connector, 54 Contact(s), 2 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal, Locking

2160-2-54-122 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerConexcon Group
Reach Compliance Codeunknow
body width0.157 inch
subject depth0.109 inch
body length2.126 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN
Contact completed and terminatedTIN
Contact point genderMALE
Contact materialBRASS
contact modeRECTANGULAR
Contact resistance20 mΩ
Contact styleSQ PIN-SKT
Dielectric withstand voltage500VAC V
Durability50 Cycles
Insulation resistance1000000000 Ω
Manufacturer's serial number2160
Plug contact pitch0.079 inch
Match contact row spacing0.079 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternRECTANGULAR
PCB contact row spacing4.7752 mm
Rated current (signal)2 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch2.0066 mm
Termination typeSURFACE MOUNT
Total number of contacts54
DUAL ROW VERTICAL SMT PIN HEADER
2160 SERIES.
2.00 mm (0.079”) pitch.
General Features
Electrical Features
Available in 4 through 80 circuits
Mates with sockets 2.00 mm. pitch 2042, 2048, 2049,
2105, 2184, 2194, 2191, 2280, 2172, 2173, 2094 , 2095,
2197, 2265 and 2022 series
0.50 mm. square pin with different plating
Available with different pin length. Contact sales office
Optional fixing post
Voltage rating: < 125V
Current rating: < 2 A
Contact resistance: < 20 mΩ
Dielectric withstanding voltage: 500 V AC/minute
Insulation resistance: >1000 MΩ
Capacitance: < 2pF at 1 KHz.
Materials
Insulator: Polyester nylon 6T UL 94 V-0
Contact: brass
Operating temperature: -40ºC to +105ºC
RoHS compliant
Mechanical Features
Pin retention force to insulator: > 0.30 Kgf
Durability: 50 cycles
Ordering Information:
Dimension Information
2160 -
1
T-
2
XX-
3
P
4
C
5
E
6
1. Connector Series
2. (T) Contact Plating
E
Optional fixing post
C
2.00
H
4.00
T =
2.
Tin plated
T =
3.
Gold flash over nickel
Recommended Finish
T =
5.
15µ” gold over nickel
T =
6.
30µ” gold over nickel
T =
13.
Sel. gold flash over nickel overall
T =
15.
15µ" sel. gold over nickel overall
T =
16.
30µ" sel. gold over nickel overall
B
A
2.00
PIN 0.5X0.5
3. (XX) Number of circuits
Available in 4 through 80 circuits
4. (P) Fixing Post
P =
1.
Without fixing post
P =
2.
With fixing post
1.0
5. (C) Pin Dimensions
C =
1.
D = 2.20 mm. ; H = 4.00 mm. ; E = 1.50 mm.
C =
2.
D = 2.77 mm. ; H = 3.50 mm. ; E = 2.00 mm.
C =
3.
D = 2.20 mm. ; H = 6.20 mm. ; E = 1.50 mm.
C =
4.
D = 2.20 mm. ; H = 8.80 mm. ; E = 1.50 mm.
D
6.50
6. (E) Packing Options
E =
1.
Tube + Pad
E =
2.
Reel + Pad
RECOMMENDED PCB LAYOUT
2.00±0.05
1.00
2.23
DIMENSIONS:
XX
A
½
2.00
2
1
(In mm.)
XX
B
½
2.00
2
XX
C
½
2.00
2
2
1.19
0.89
7.00
XX
= Number of circuits
A-XX
FULL LINE CATALOGUE
How to modify the channel?
Scenario description: Now there is a PAN coordinator, a routing node, and two terminal nodes. The parent node of one terminal is the PAN coordinator, and the other is a routing node. Now the network h...
invoker_zc RF/Wirelessly
Definition and function of the middle segment in DSP program
The target file generated by TI's compiler is a modular ELF format file. Code and data are organized in the form of segments in the ELF file. An ELF segment occupies a continuous block of code or data...
fish001 DSP and ARM Processors
Graduates want to be electronic engineers
If graduates want to be electronic engineers, what knowledge should they prepare and what software should they be proficient in?...
WarrenEBuffet Recruitment
【Design Tools】Xilinx ISE 12 Design Suite Innovative Features Detailed Graphics and Text
This is the PPT presentation by Zhang Yuqing, Director of Marketing and Applications for Asia Pacific, at the Xilinx ISE12 Design Suite launch event. Zhang Yuqing introduced the latest features of ISE...
GONGHCU FPGA/CPLD
Testability Design Principles for Printed Circuit Boards
Testability design principles for printed circuit boards 1. Based on the specific circuits and functions of the board, you can choose whether each part of the circuit on the board needs to use corresp...
安_然 PCB Design
FPGA project requirements
...
huangna FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1855  512  2060  1693  1292  38  11  42  35  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号