EEWORLDEEWORLDEEWORLD

Part Number

Search

594D476X-035R2T

Description
Solid Tantalum Chip Capacitors TANTAMOUNT, Conformal Coated, Maximum CV, Low ESR
File Size193KB,9 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet View All

594D476X-035R2T Overview

Solid Tantalum Chip Capacitors TANTAMOUNT, Conformal Coated, Maximum CV, Low ESR

594D
Vishay Sprague
Solid Tantalum Chip Capacitors
T
ANTAMOUNT
®
, Conformal Coated, Maximum CV,
Low ESR
FEATURES
New extended range offerings.
Large capacitance rating range.
Lowest ESR for a surface mount tantalum chip capacitor.
100% surge current conditioning for C, D and R cases.
Terminations: Tin (2) standard.
8mm, 12mm tape and reel packaging available per EIA-
481-1 and IEC 286-3. 7” [178mm] standard. 13”
[330mm] available.
Case code compatibility with EIA 535BAAE and
CECC30801 molded chips.
PERFORMANCE / ELECTRICAL CHARACTERISTICS
Operating Temperature:
-55˚C to +85˚C, (to -125˚C with
voltage derating.)
Capacitance Range:
1.0µF to 1500µF.
Capacitance Tolerance:
±10%, ±20%
standard.
Voltage Rating:
4 WVDC to 50WVDC.
Equivalent Series Resistance:
ESR readings measured
at 100kHz, +25°C from 3500 milliohm to 30 milliohm.
ORDERING INFORMATION
594D
TYPE
477
CAPACITANCE
This is expressed in
picofarads.
The first two digits are
the significant figures.
The third is the number
of zeros to follow.
X0
004
CAPACITANCE DC VOLTAGE RATING
TOLERANCE
@ + 85°C
X0 =
±
20%
X9 =
±
10%
R
CASE CODE
See Ratings
and Case
Codes Table.
2
TERMINATION
2 = 100% Tin
4 = Gold Plated
7 = Hot Solder
Dipped
8 = Solder
Plated (60/40)
Special Order.
T
PACKAGING
T = Tape and Reel
7" [178mm] Reel
W = 13” [330mm]Reel
- See Tape and
Reel specifications
This is expressed in volts.
To complete the three-
digit block, zeros precede
the voltage rating. A
decimal point is indicated
by an "R"
(6R3 = 6.3 volts).
Note:
Preferred Tolerance and reel sizes are in bold.
We reserve the right to supply higher voltage ratings and tighter capacitance tolerance capacitors in the same case size. Voltage
substitutions will be marked with the higher voltage rating.
DIMENSIONS
in inches [millimeters]
W
Tantalum Wire Nib
Identifies Anode (+)
Terminal
L
Max.
D
Ref.
A
B
J
Max.
J
Max.
H
CASE
CODE
B
C
D
R
L (Max.)
0.158
[4.0]
0.281
[7.1]
0.293
[7.5]
0.283
[7.2]
W
H
0.110 + 0.012 - 0.016 0.075 + 0.012 - 0.024
[2.8 + 0.3 - 0.4]
[1.9 + 0.3 - 0.6]
0.098
±
0.012
0.126
±
0.12
[3.2
±
0.3]
[2.5
±
0.3]
0.170
±
0.012
0.110
±
0.012
[4.3
±
0.3]
[2.8
±
0.3]
0.235
±
0.012
0.136
±
0.012
[6.0
±
0.3]
[3.5
±
0.3]
A
0.031
±
0.012
[0.80
±
0.30]
0.051
±
0.012
[1.3
±
0.30]
0.051
±
0.012
[1.3
±
0.30]
0.051
±
0.012
[1.3
±
0.30]
B
0.097
±
0.016
[2.5
±
0.4]
0.180
±
0.024
[4.6
±
0.6]
0.180
±
0.024
[4.6
±
0.6]
0.180
±
0.024
[4.6
±
0.6]
D (Ref.)
0.138
[3.5]
0.236
[6.0]
0.253
[6.4]
0.243
[6.2]
J (Max.)
0.004
[0.1]
0.004
[0.1]
0.004
[0.1]
0.004
[0.1]
Note:
The anode termination (D less B) will be a minimum of 0.012" [0.3mm].
www.vishay.com
66
For technical questions, contact tantalum@vishay.com
Document Number 40006
Revision 09-Mar-05
How to set the coordinate mapping method in EVC
The coordinate mapping method in vc++ can be set directly through SetMapMade(), but EVC drawing cannot. How can I solve this problem? ? ? Thank you...
nwuwmz Embedded System
Principles and requirements for the 2009 National Undergraduate Electronic Design Competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:30[/i][b][font=华文中宋][size=16pt][font=宋体]I. Principles and requirements of proposition[/font][/size][/font][/b] [font=宋体][font=新宋体-18030][size...
open82977352 Electronics Design Contest
A small problem in the FPGA course design, please help me take a look...
Recently, the teacher assigned a course design to realize a music jukebox using FPGA. Store 3 music scores in ROM, and then switch songs by pressing buttons. The specific requirements are as follows: ...
panxiao FPGA/CPLD
In the ECG common mode rejection ratio test, why is a 20Vrms/50Hz sinusoidal signal selected as the test signal?
As the title says, I have looked at the common mode rejection ratio test schemes of YY1139 and IEC60601-2-25 before. I don’t quite understand why the 20Vrms/50Hz sine test signal is selected. I would ...
dswu233 Analog electronics
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?...
蓝雨夜 Talking
PIC struct nesting MPLAB compilation error!
Please help me solve the problem. There is a statement that can be compiled in C51: struct{ any_data[5]; any_data[8]; }no1; struct{ struct part no1[2]; any_data[2]; }no2; and passed to PIC: struct{ an...
zhf6050 Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1565  2567  444  2008  954  32  52  9  41  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号