2N7272 datasheet, PDF - EEWORLD Datasheet

2N7272: DescriptionPower Field-Effect Transistor, 8A I(D), 100V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF; CategoryDiscrete semiconductor The transistor; File Size197KB，7 Pages; ManufacturerHarris; Websitehttp://www.harris.com/

Download Datasheet Parametric Compare View All

2N7272 Overview

Power Field-Effect Transistor, 8A I(D), 100V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Harris
package instruction	CYLINDRICAL, O-MBCY-W3
Reach Compliance Code	unknow
ECCN code	EAR99
Other features	RADIATION HARDENED
Shell connection	DRAIN
Configuration	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	100 V
Maximum drain current (Abs) (ID)	8 A
Maximum drain current (ID)	8 A
Maximum drain-source on-resistance	0.18 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-205AF
JESD-30 code	O-MBCY-W3
JESD-609 code	e0
Number of components	1
Number of terminals	3
Operating mode	ENHANCEMENT MODE
Maximum operating temperature	150 °C
Package body material	METAL
Package shape	ROUND
Package form	CYLINDRICAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Polarity/channel type	N-CHANNEL
Maximum power dissipation(Abs)	25 W
Certification status	Not Qualified
surface mount	NO
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	WIRE
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Transistor component materials	SILICON

	2N7272	FRL130R4
Description	Power Field-Effect Transistor, 8A I(D), 100V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF	Power Field-Effect Transistor, 8A I(D), 100V, 0.18ohm, 1-Element, N-Channel, Silicon, Metal-oxide Semiconductor FET, TO-205AF
Is it Rohs certified?	incompatible	incompatible
Maker	Harris	Harris
package instruction	CYLINDRICAL, O-MBCY-W3	CYLINDRICAL, O-MBCY-W3
Reach Compliance Code	unknow	unknown
ECCN code	EAR99	EAR99
Other features	RADIATION HARDENED	RADIATION HARDENED
Configuration	SINGLE WITH BUILT-IN DIODE	SINGLE WITH BUILT-IN DIODE
Minimum drain-source breakdown voltage	100 V	100 V
Maximum drain current (Abs) (ID)	8 A	8 A
Maximum drain current (ID)	8 A	8 A
Maximum drain-source on-resistance	0.18 Ω	0.18 Ω
FET technology	METAL-OXIDE SEMICONDUCTOR	METAL-OXIDE SEMICONDUCTOR
JEDEC-95 code	TO-205AF	TO-205AF
JESD-30 code	O-MBCY-W3	O-MBCY-W3
JESD-609 code	e0	e0
Number of components	1	1
Number of terminals	3	3
Operating mode	ENHANCEMENT MODE	ENHANCEMENT MODE
Maximum operating temperature	150 °C	150 °C
Package body material	METAL	METAL
Package shape	ROUND	ROUND
Package form	CYLINDRICAL	CYLINDRICAL
Polarity/channel type	N-CHANNEL	N-CHANNEL
Maximum power dissipation(Abs)	25 W	25 W
Certification status	Not Qualified	Not Qualified
surface mount	NO	NO
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	WIRE	WIRE
Terminal location	BOTTOM	BOTTOM
Transistor component materials	SILICON	SILICON

RDC_AD2S1210 Example: [i=s]This post was last edited by Tianming on 2014-7-30 14:31[/i] >>...; 天明 ADI Reference Circuit

Advertising posters, will you read them?: Recently, a friend in the forum suggested to sort out the advertisements. So, let's talk about it: Who is reading the advertisements in our "Information Release" section? Which advertisements are valu...; soso Suggestions & Announcements

Please help with the infrared tube problem (attached with picture, newly modified): I need to use infrared tubes recently. I don't need to ask any distance, but to judge whether there is an object between the tubes. I would like to ask, does the infrared emitting tube emit infrared r...; startt Analog electronics

A newbie's question: What are the two consecutive inverters used for?: Some chips have two inverters in a row. What is the use of this? Wouldn't the voltage level be the same if a line is connected directly? ? Please enlighten me! ! !...; lllxxq141592654 Analog electronics

EEWORLD University ---- FPGA design and FPGA application based on Verilog HDL (Intel official tutorial): FPGA design and FPGA application based on Verilog HDL (Intel official tutorial) : https://training.eeworld.com.cn/course/5564The basics and design methods of Verilog hardware description language were...; Lemontree FPGA/CPLD

HM62256 Experimental Data: This is the experimental process data of HM62256. The serial communication part has been solved, but the reading and writing of HM62256 has not been solved. Can anyone help me?...; backhuli 51mcu

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components