LXT361NE datasheet, PDF - EEWORLD Datasheet

LXT361NE: DescriptionPCM Transceiver, 1-Func, CEPT PCM-30/E-1, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28; CategoryWireless rf/communication Telecom circuit; File Size5MB，48 Pages; ManufacturerIntel; Websitehttp://www.intel.com/

Download Datasheet Parametric Compare View All

LXT361NE Overview

PCM Transceiver, 1-Func, CEPT PCM-30/E-1, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Intel
Parts packaging code	DIP
package instruction	DIP, DIP28(UNSPEC)
Contacts	28
Reach Compliance Code	unknow
Carrier type	CEPT PCM-30/E-1
Carrier Type (2)	T-1(DS1)
JESD-30 code	R-PDIP-T28
JESD-609 code	e0
Number of functions	1
Number of terminals	28
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP28(UNSPEC)
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Certification status	Not Qualified
Maximum seat height	6.35 mm
Nominal supply voltage	5 V
surface mount	NO
technology	CMOS
Telecom integrated circuit types	PCM TRANSCEIVER
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
width	15.24 mm

	LXT361NE	LXT360NE
Description	PCM Transceiver, 1-Func, CEPT PCM-30/E-1, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28	PCM Transceiver, 1-Func, CEPT PCM-30/E-1, CMOS, PDIP28, 0.600 INCH, PLASTIC, DIP-28
Is it Rohs certified?	incompatible	incompatible
Maker	Intel	Intel
Parts packaging code	DIP	DIP
package instruction	DIP, DIP28(UNSPEC)	DIP, DIP28(UNSPEC)
Contacts	28	28
Reach Compliance Code	unknow	unknown
Carrier type	CEPT PCM-30/E-1	CEPT PCM-30/E-1
Carrier Type (2)	T-1(DS1)	T-1(DS1)
JESD-30 code	R-PDIP-T28	R-PDIP-T28
JESD-609 code	e0	e0
Number of functions	1	1
Number of terminals	28	28
Maximum operating temperature	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP
Encapsulate equivalent code	DIP28(UNSPEC)	DIP28(UNSPEC)
Package shape	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE
power supply	5 V	5 V
Certification status	Not Qualified	Not Qualified
Maximum seat height	6.35 mm	6.35 mm
Nominal supply voltage	5 V	5 V
surface mount	NO	NO
technology	CMOS	CMOS
Telecom integrated circuit types	PCM TRANSCEIVER	PCM TRANSCEIVER
Temperature level	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL
width	15.24 mm	15.24 mm

How to calculate binary: How do you convert decimal 7/16 into binary, and how do you convert -5/16 into binary? I don't know how to calculate it. Can anyone who knows please give me some advice?...; xiaoyuanhb09 Embedded System

I need help from an expert to draw an EDA electrical diagram!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i] I need help from an expert! EDA or other! Electrical diagram! Send me a screenshot! See the attached schematic! Thanks! [email=xiongya...; xiongyaqi Electronics Design Contest

Weak signal amplification problem, urgent help: The signal input is too small, theoretically 1-20nA, and this needs to be amplified to 2V. Any experts can give me some advice? I'd be grateful....; anylaser Analog electronics

A young man uses stones to extract silicon to make chips, claiming to "solve" the chip crisis in 99 seconds: The world is in a "chip shortage crisis". When a Canadian guy heard about this, he immediately became anxious and determined to solve this problem. He thought about it and realized that the main raw m...; 赵玉田 Creative Market

Analysis of the schematic diagram of PWM generated by operational amplifier: The picture shows a DC-DC control module for LED headlights. The LED is dimmed by a PWM signal, that is, the current changes. The input voltage is 13.5V. I would like to ask you a few questions. 1. Ca...; 了咯哦 Analog electronics

FPGA Tri-State IO Issues: As the title says, design a bidirectional IO, in the top module always @(posedge clk_sys) ad_dout <= 16'haa; assign ad_din = io_ad_d; assign io_ad_d = ad_iodata_out_sel ? 16'hzzzz : ad_dout; Using the...; qiantuo1234 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components