500E56WJJ4 datasheet, PDF - EEWORLD Datasheet

500E56WJJ4: DescriptionCAPACITOR, CERAMIC, 50V, X7R, 47uF, SURFACE MOUNT; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500E56WJJ4 Overview

CAPACITOR, CERAMIC, 50V, X7R, 47uF, SURFACE MOUNT

Parameter Name	Attribute value
Maker	Johanson Dielectrics
package instruction	,
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	47 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	E
Installation features	SURFACE MOUNT
multi-layer	N
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
positive tolerance	5%
Rated (DC) voltage (URdc)	50 V
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal shape	J BEND

Winio usage problem, keyboard input sometimes fails.: I use winio to simulate keyboard input, and only send key press information, not key lift information. In most cases, there is no problem. But sometimes, after the program runs for a long time, it can...; wbatjd Embedded System

Show the process of WEBENCH design + filter design 1: FILTERS is also the main part of this online design software. After opening the design, you can select the filter frequency. We choose 2500HZ, which belongs to LOWPASS, and then we can enter the desig...; accboy Analogue and Mixed Signal

How to modulate and transmit AC signals: I would like to ask you: The excitation frequency of the sensor is 2KHz (which contains the signal to be detected). Can this AC frequency be directly transmitted as a modulated signal? Will it lose so...; liweiliang RF/Wirelessly

BBB LCD CAPE Schematic and PCB: [i=s]This post was last edited by chenzhufly on 2014-3-12 12:28[/i] Here is the design information of BBB LCD CAPE for your reference.File summary, with surprises: [hide][/hide]...; chenzhufly DSP and ARM Processors

A simple program compilation problem occurred and I don't know how to solve it: Compilation error: Error: Node "clk_div" of type Logic cell has no legal location I don't know how to solve it, can anyone give me some advice? Thank you.See the figure for details...; 江汉大学南瓜 FPGA/CPLD

The problem of opening the dialog box is very strange: Hi everyone, I have a question: There are three buttons on the main process window. Each button opens a process and each process opens a dialog box. The problem is that when I click a button, how can ...; young_Zyj Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components