Real Time Clock Modules
Surface Mount Type Digital Temperature Compensated RTC Modules
KR3225Y Series
CMOS/ 3.0V Typ./ 3.2×2.5mm
Features
• Miniature SMD type (3.2×2.5×1.0mm)
• Built-in 32.768kHz D-TCXO
• Excellent frequency stability :
±5.0x10
-
6
/
-40
to
+85°C
• Low supply current : 0.6mA typ (V
DD
=3.0V)
• Temperature compensated voltage range : 2.0V to 5.5V
• Time keeping voltage range : 1.3V to 5.5V
• I
2
C-BUS interface voltage range : 1.5V to 5.5V
• I
2
C-BUS serial interface type : 400kHz
high speed type
• Frequency selection function :
32.768kHz, 1024Hz, 32Hz, 1Hz
• Voltage detection function : 2.0V temp.
compensated voltage detection
1.5V Low Voltage Detection
• Various functions including full calender,
alarm and timer
How to Order
Frequency Tolerance (vs Temp.) :
±3.8×10
-
6
/
-10°C
to 60°C
KR3225Y 32768 D G R 30 T xx
①
②
③ ④ ⑤ ⑥ ⑦ ⑧
Frequency Tolerance (vs Temp.) :
±5.0×10
-
6
/
-40°C
to 85°C
KR3225Y 32768 E A W 30 T xx
①
②
③ ④ ⑤ ⑥ ⑦ ⑧
O
②
utput Frequency
①
Series
③
Frequency Stability
④
Lower Temperature
-40°C
A
No Temp. Compensated
A
-
6
-10°C
±3.8×10
G
D
-
6
±5.0×10
E
⑥
Supply Voltage
⑤
Upper Temperature
30
3.0V
W
R
+85°C
+60°C
33
50
3.3V
5.0V
RoHS Compliant
Applications
• High accuracy time references
⑦
Initial Frequency
Tolerance
A
5±5×10
-
6
B
0±5×10
-
6
T
TCXO
⑧
Option Code
Packaging (Tape & Reel 3000pcs/ reel)
Specifications
Item
Symbol
Conditions
—
—
—
No condensation
E : Ta=-40 to
+85°C
Ta=25°C
Ta=-40 to
+85°C
SCL=SDA=/ INT=V
DD
, CLKOE=V
SS
CLKOUT Non-operating output
V
DD
=3V
SCL=SDA=/ INT=V
DD
, CLKOE=V
DD
CLKOUT output 32.768kHz, V
DD
=3V
Output at no load
SCL=SDA=/ INT=V
DD
, CLKOE=V
DD
CLKOUT output 32.768kHz, V
DD
=3V
CL=15pF
Specification
Min. Typ. Max.
— 32.768 —
1.3 3.0 5.5
2.0 3.0 5.5
1.5 3.0 5.5
-40 +25 +85
-5.0
—
+5.0
—
—
1.0
—
—
3.0
—
—
—
1.3
0.6
1.5
2.7
1.4
2.0
4.0
5.5
1.5
Unit
kHz
V
V
V
°C
×10
-
6
sec
sec
mA
mA
mA
V
(Unit: mm)
Pin Functions
Pin Name I/ O
CLKOE
/ INT
V
ss
CLKOUT
SCL
SDA
V
DD
I
O
—
O
I
I/ O
—
Function
Input to control the output
mode of the CLKOUT
Outputs for alarm signals, timer signals,
timer update signals and other signals
Pin connected to ground
32.768kHz signal output
(CMOS output)
Serial clock input for I
2
C BUS
communications
Serial data input output for
I
2
C BUS communications
This pin is connected to a
positive power supply
Nominal Frequency
f_
nom
Time Keeping Voltage
V
DD
Temperature Compensation Voltage
V
TEM
Interface Voltage
V
INT
Operationg Temperature Range
T
_use
Frequency Stability vs. Temp.
fo-Tc
Start up Time
Power Supply Current1
t
_str
I
CC
1
Power Supply Current2
I
CC
2
Low Voltage Detection Voltage
V
DET
Block Diagram
Dimensions
3.2±0.2
#8
#7
#6
#5
Recommended Land Pattern
(Unit: mm)
0.55
2.5±0.2
0.6
0.6
0.55
EEPROM
1.0 max.
V
SS
CLKOE
SCL
SDA
CLKOUT
CONTROL
INTERRUPT
CONTROL
C0.15
CLKOUT
/ INT
#1
#2
#3
#4
Pin No
#1
#2
#3
#4
#5
#6
#7
#8
Function
CLKOE
/ INT
N.C
V
SS
CLKOUT
SCL
SDA
V
DD
0.4
0.4
0.4
I C-BUS
INTERFACE
2
0.35
#8
0.4
#7
0.5
#6
0.5
#5
R0.15
0.7
TIMER
REGISTER
1.1
Note: A capacitor of value 0.01µF between
V
DD
and GND is recommended.
0.5
0.45
0.5
0.85
ALARM
REGISTER
0.27
V
DD
1.1
CLOCK
CALENDER
COUNTER
#1
#2
#3
#4
0.85
32.768kHz
DIVIDER
K
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
