EEWORLDEEWORLDEEWORLD

Part Number

Search

AT6002-2JI

Description
S BAND, 1.2 pF, 60 V, SILICON, ABRUPT VARIABLE CAPACITANCE DIODE
CategoryProgrammable logic devices    Programmable logic   
File Size418KB,28 Pages
ManufacturerAtmel (Microchip)
Download Datasheet Parametric View All

AT6002-2JI Online Shopping

Suppliers Part Number Price MOQ In stock  
AT6002-2JI - - View Buy Now

AT6002-2JI Overview

S BAND, 1.2 pF, 60 V, SILICON, ABRUPT VARIABLE CAPACITANCE DIODE

AT6002-2JI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAtmel (Microchip)
Parts packaging codeLCC
package instructionPLASTIC, MS-018AF, LCC-84
Contacts84
Reach Compliance Codeunknow
Other featuresSRAM BASED
JESD-30 codeS-PQCC-J84
JESD-609 codee0
length29.3116 mm
Humidity sensitivity level2
Configurable number of logic blocks1024
Equivalent number of gates6000
Number of entries64
Number of logical units1024
Output times64
Number of terminals84
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1024 CLBS, 6000 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeQCCJ
Encapsulate equivalent codeLDCC84,1.2SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)225
power supply5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Maximum seat height4.57 mm
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperature30
width29.3116 mm
Features
High-performance
– System Speeds > 100 MHz
– Flip-flop Toggle Rates > 250 MHz
– 1.2 ns/1.5 ns Input Delay
– 3.0 ns/6.0 ns Output Delay
Up to 204 User I/Os
Thousands of Registers
Cache Logic
®
Design
– Complete/Partial In-System Reconfiguration
– No Loss of Data or Machine State
– Adaptive Hardware
Low Voltage and Standard Voltage Operation
– 5.0 (V
CC
= 4.75V to 5.25V)
– 3.3 (V
CC
= 3.0V to 3.6V)
Automatic Component Generators
– Reusable Custom Hard Macro Functions
Very Low-power Consumption
– Standby Current of 500 µA/ 200 µA
– Typical Operating Current of 15 to 170 mA
Programmable Clock Options
– Independently Controlled Column Clocks
– Independently Controlled Column Resets
– Clock Skew Less Than 1 ns Across Chip
Independently Configurable I/O (PCI Compatible)
– TTL/CMOS Input Thresholds
– Open Collector/Tristate Outputs
– Programmable Slew-rate Control
– I/O Drive of 16 mA (combinable to 64 mA)
Easy Migration to Atmel Gate Arrays for High Volume Production
Coprocessor
Field
Programmable
Gate Arrays
AT6000(LV)
Series
Description
AT6000 Series SRAM-based Field Programmable Gate Arrays (FPGAs) are ideal for
use as reconfigurable coprocessors and implementing compute-intensive logic.
Supporting system speeds greater than 100 MHz and using a typical operating current
of 15 to 170 mA, AT6000 Series devices are ideal for high-speed, compute-intensive
designs. These FPGAs are designed to implement Cache Logic
®
, which provides the
user with the ability to implement adaptive hardware and perform hardware
acceleration.
The patented AT6000 Series architecture employs a symmetrical grid of small yet
powerful cells connected to a flexible busing network. Independently controlled clocks
and resets govern every column of cells. The array is surrounded by programmable
I/O.
(continued)
AT6000 Series Field Programmable Gate Arrays
Device
Usable Gates
Cells
Registers (maximum)
I/O (maximum)
Typ. Operating Current (mA)
Cell Rows x Columns
AT6002
6,000
1,024
1,024
96
15 - 30
32 x 32
AT6003
9,000
1,600
1,600
120
25 - 45
40 x 40
AT6005
15,000
3,136
3,136
108
40 - 80
56 x 56
AT6010
30,000
6,400
6,400
204
85 - 170
80 x 80
Rev. 0264F–10/99
1
Developing opengles intelligent device projects under vs 2005 IDE
Hello everyone, I created a VC++-based smart device project under vs2005. My simulator is wm6.0. After creating the project, I added the opengles library and its header files to the project, and place...
鹏行天下 Embedded System
Confirmation of SPI bus operation completion
I have a program that uses the SPI bus to communicate. After the master device sends data once, if it determines that the SPI bus has been processed, it can send other data. If it does not know whethe...
yuanbao502 Embedded System
Share MSP430 MCU --- Timer_A output PWM
[color=#333333][font=Arial, Helvetica, sans-serif, 脣脦脤莽][size=12px]Let me share with you my personal experience of "playing" with PWM. PWM is pulse modulation. I believe everyone should know that the ...
Jacktang Microcontroller MCU
STEVAL-IDB007V1 board programming problem
I originally planned to use mdk to modify the transparent transmission program so that it can automatically transmit data to measure the transmission performance of the Bluetooth board. At first, I us...
lehuijie ST - Low Power RF
Why Use an Emulator
Why Use an Emulator 1.1 The concept of simulation: ----The concept of simulation is actually very widely used. Its ultimate meaning is to use controllable means to imitate real situations. ----In the ...
jhfio MCU
Digital and analog circuit simulation software
Program Number: 708Program name: Digital and analog circuit simulation softwareProgram Type: Other File size: 8825 K bytesUpload time: 2004-7-8 0:35:00 Downloads: 11912Introduction :Software: Easy 51P...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2621  1778  2927  2288  575  53  36  59  47  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号