TRU050-TGLHB-65M5360000 datasheet, PDF

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> TRU050-TGLHB-65M5360000

TRU050-TGLHB-65M5360000: DescriptionPhase Locked Loop, CDIP16; CategoryAnalog mixed-signal IC The signal circuit; File Size172KB，14 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric View All

TRU050-TGLHB-65M5360000 Overview

Phase Locked Loop, CDIP16

TRU050-TGLHB-65M5360000 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microchip
package instruction	ROHS COMPLIANT, HERMETIC SEALED, CERAMIC, SMD-16
Reach Compliance Code	compli

Preview

Download Datasheet

View All

TRU050

Complete VCXO based Phase-Locked Loop

Features

•

Output Frequencies to 65.536 MHz

•

5.0 V or 3.3Vdc Operation

•

Tri-State Output

•

Holdover on Loss of Signal Alarm

•

VCXO with CMOS Outputs

•

0/70° or –40/85°C Temperature Range

•

Ceramic SMD Package

•

RoHS/Lead Free Compliant

The TRU050, VCXO based PLL

Description

The VI TRU050 is a user-configurable crystal-based

PLL integrated circuit. It includes a digital phase

detector, op-amp, VCXO and additional integrated

functions for use in digital synchronization

applications. Loop filter software is available as well

SPICE models for circuit simulation.

Applications

•

Frequency Translation

•

Clock Smoothing

•

NRZ Clock Recovery

•

DSLAM, ADM, ATM, Aggregation, Optical

Switching/Routing, Base Station

•

Low Jitter PLL’s

Figure 1. TRU050 Block Diagram

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Page 1 of 14

Rev: 26Aug2008

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

TRU050, VCXO Based PLL

TRU050 Theory of Operation

Phase Detector

The phase detector has two buffered inputs, DATAIN and CLKIN, which are designed to switch at 1.4 volts.

DATAIN is designed to accept an NRZ data stream but may also be used for clock signals which have about

a 50% duty cycle. CLKIN is connected to OUT1 or OUT2, or a divided version of one of these outputs. CLKIN

and DATAIN and are protected by ESD diodes and should not exceed the power supply voltage or ground by

more than a few hundred millivolts.

The phase detector is basically a latched flip flop/exclusive-or gate/differential amplifier filter design to

produce a DC signal proportional to the phase between the CLKIN and DATAIN signals, see figure 4 for a

block diagram and figure 5 for a open loop transfer curve. This simplies the PLL design as the designer does

not have to filter narrow pulse signal to a DC level. Under locked conditions the rising edge CLKIN will be

centered in the middle of the DATAIN signal, see figure 6.

The phase detector gain is 0.53V/rad x data density for 5volt operation, and 0.35V/rad x data density for 3.3

volt operation. Data density = 1.0 for clock signals and is system dependent on coding and design for NRZ

signals, but 0.25 could be used as a starting point for data density.

The phase detector output is a DC signal for DATAIN frequencies greater than 1MHz but produces signficant

ripple when inputs are less than 200kHz. Additional filtering is required for low input frequency applications

such as 8kHz frequency translation, see figures 8 and 9.

Under closed loop conditions the active filter has a blocking capacitor which provides a very high DC gain, so

under normal locked conditions and input frequencies >1MHz, PHO will be about V

/2 and will not vary

signifigantly with changes in input frequency (within lock range). The control (voltage pin 1) will vary

according to the input frequency offset, but PHO will remain relatively constant.

Data In

(pin 7)

Clock In

(pin 9)

30 kΩ

20 kΩ

PHO

(pin 6)

Gain = 5 V / 2π

Gain = 2 / 3

Figure 4. Simplified Phase Detector Block Diagram

Vectron International, 267 Lowell Rd, Hudson NH 03051-4916

Page 4 of 14

Tel: 1-88-VECTRON-1

•

Web:

www.vectron.com

Rev: 26Aug2008

Recommended Resources

Photoelectric control bird song circuit

Integrated circuit OCL power amplifier circuit

5V solar power supply circuit diagram

High performance sample and hold circuit circuit diagram

Modulated beam circuit counteracts the effects of ambient light

Economical and practical delay light circuit

Win10 running bash: [i=s]This post was last edited by 574433742 on 2016-3-31 09:03[/i] [align=center][font=微软雅黑][size=4] [/size][/font][align=left][font=微软雅黑][size=4]Win 10 can run Bash, do you believe it? Tonight at 23:...; 574433742 Talking

How can I increase the FPGA sampling frequency? Can it run above 162M?: The FPGA used is EP1C6Q240C8, which samples the data of a decoding chip at the front end. Now the image quality is good when the pixel CLK output by the decoding chip (FPGA uses this CLK to sample the...; eeleader FPGA/CPLD

Can FPGA implement Schmitt trigger?: [b][size=24px]Can FPGA realize Schmitt trigger? Is there any ready-made gate circuit in the logic library? Please answer me, thank you! [/size][/b]...; 18772964987 FPGA/CPLD

How to remotely connect to AB PLC via Modem?: How to connect to AB PLC remotely via Modem? ======================================== For SLC 5/03 or MICRO1500 LRP Channel 0 configuration parameters: Communication mode = SYSTEM Communication protoc...; totopper Industrial Control Electronics

How to make UC3843 not work: Use UC3843 to design a DC-DC circuit with input voltages of 24 and 220V. The design idea is as follows: When the input is 24V, UC3843 works, but when the input voltage is 220V, UC3843 does not work. H...; hfutdsplab Analogue and Mixed Signal

[Theme Month] How to design a suitable anti-reverse polarity power supply circuit?: [i=s]This post was last edited by constant on 2018-5-14 10:16[/i] In order to prevent the circuit from being burned out due to reverse power connection, in addition to the method of implementing rever...; constant Power technology

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components