AT945 datasheet, PDF - EEWORLD Datasheet

AT945: DescriptionSecure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM; File Size258KB，31 Pages; ManufacturerAtmel (Microchip)

Download Datasheet View All

AT945 Overview

Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM

Preview

Download Datasheet

View All

Features

•

Multichip Module Containing Field Programmable System Level Integrated Circuit

•

(FPSLIC

™

) and Secure Configuration EEPROM Memory

512 Kbits to 1 Mbit of Configuration Memory with Security Protection and In-System

Programming (ISP)

Field Programmable System Level Integrated Circuit (FPSLIC)

– AT40K SRAM-based FPGA with Embedded High-performance RISC AVR

Core and

Extensive Data and Instruction SRAM

5,000 to 40,000 Gates of Patented SRAM-based AT40K FPGA with FreeRAM

™

– 2 - 18.4 Kbits of Distributed Single/Dual Port FPGA User SRAM

– High-performance DSP Optimized FPGA Core Cell

– Dynamically Reconfigurable In-System – FPGA Configuration Access Available

On-chip from AVR Microcontroller Core to Support Cache Logic

Designs

– Very Low Static and Dynamic Power Consumption – Ideal for Portable and

Handheld Applications

Patented AVR Enhanced RISC Architecture

– 120+ Powerful Instructions – Most Single Clock Cycle Execution

– High-performance Hardware Multiplier for DSP-based Systems

– Approaching 1 MIPS per MHz Performance

– C Code Optimized Architecture with 32 x 8 General-purpose Internal Registers

– Low-power Idle, Power-save, and Power-down Modes

– 100 µA Standby and Typical 2-3 mA per MHz Active

Up to 36 Kbytes of Dynamically Allocated Instruction and Data SRAM

– Up to 16 Kbytes x 16 Internal 15 ns Instructions SRAM

– Up to 16 Kbytes x 8 Internal 15 ns Data SRAM

JTAG (IEEE Std. 1149.1 Compliant) Interface

– Extensive On-chip Debugging Support

– Limited Boundary-scan Capabilities According to the JTAG Standards (AVR Ports)

AVR Fixed Peripherals

– Industry-standard 2-wire Serial Interface

– Two Programmable Serial UARTs

– Two 8-bit Timer/Counters with Separate Prescaler and PWM

– One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture

Modes and Dual 8-, 9- or 10-bit PWM

Support for FPGA Custom Peripherals

– AVR Peripheral Control – Up to 16 Decoded AVR Address Lines Directly

Accessible to FPGA

– FPGA Macro Library of Custom Peripherals

Up to 16 FPGA Supplied Internal Interrupts to AVR

Up to Four External Interrupts to AVR

8 Global FPGA Clocks

– Two FPGA Clocks Driven from AVR Logic

– FPGA Global Clock Access Available from FPGA Core

Multiple Oscillator Circuits

– Programmable Watchdog Timer with On-chip Oscillator

– Oscillator to AVR Internal Clock Circuit

– Software-selectable Clock Frequency

– Oscillator to Timer/Counter for Real-time Clock

: 3.0V - 3.6V

5V Tolerant I/O

3.3V 33 MHz PCI Compliant FPGA I/O

– 20 mA Sink/Source High-performance I/O Structures

– All FPGA I/O Individually Programmable

High-performance, Low-power 0.35µ CMOS Five-layer Metal Process

State-of-the-art Integrated PC-based Software Suite including Co-verification

•

Secure

5K - 40K Gates

of AT40K FPGA

with 8-bit

Microcontroller,

up to 36 Kbytes

of SRAM and

On-chip

Program

Storage

EEPROM

AT94S

Secure Series

Programmable

SLI

•

Rev. 2314D–FPSLI–2/04

Internal Architecture

For details of the AT94S Secure FPSLIC architecture, please refer to the AT94K

FPSLIC datasheet and the AT17 Series Configuration Memory datasheet, available on

the Atmel web site at http://www.atmel.com. This document only describes the differ-

ences between the AT94S Secure FPSLIC and the AT94K FPSLIC.

•

Fully In-System Programmable and Re-programmable

When Security Bit Set:

–

•

Data Verification Disabled

Data Transfer to FPSLIC not Externally Visible

Secured EEPROM Will Only Boot the FPSLIC Device or Respond to a Chip

Erase

Entire Chip Erase Performed

In-System Programming Enabled

Data Verification Enabled

FPSLIC and

Configurator

Interface

When Security Bit Cleared:

–

External Data pins allow for In-System Programming of the device and setting of the

EEPROM-based security bit. When the security bit is set (active) this programming con-

nection will only respond to a device erase command. Data cannot be read out of the

external programming/data pins when the security bit is set. The part can be re-pro-

grammed, but only after first being erased.

Programming and

Configuration Timing

Characteristics

Atmel’s Configurator Programming Software (CPS), available from the Atmel web site

(http://www.atmel.com/dyn/products/tools_card.asp?tool_id=3191), creates the pro-

gramming algorithm for the embedded configurator; however, if you are planning to

write your own software or use other means to program the embedded configurator, the

section below includes the algorithm and other details.

The FPSLIC Configurator

The FPSLIC Configurator is a serial EEPROM memory which is used to load program-

mable devices. This document describes the features needed to program the

Configurator from within its programming mode (i.e., when SER_EN is driven Low).

Reference schematics are supplied for ISP applications.

Serial Bus Overview

The serial bus is a two-wire bus; one wire (cSCK) functions as a clock and is provided

by the programmer, the second wire (cSDA) is a bi-directional signal and is used to pro-

vide data and control information.

Information is transmitted on the serial bus in messages. Each MESSAGE is preceded

by a Start Condition and ends with a Stop Condition. The message consists of an inte-

ger number of bytes, each byte consisting of 8 bits of data, followed by a ninth

Acknowledge Bit. This Acknowledge Bit is provided by the recipient of the transmitted

byte. This is possible because devices may only drive the cSDA line Low. The system

must provide a small pull-up current (1 k

Ω

equivalent) for the cSDA line.

The MESSAGE FORMAT for read and write instructions consists of the bytes shown in

“Bit Format” on page 5.

While writing, the programmer is responsible for issuing the instruction and data. While

reading, the programmer issues the instruction and acknowledges the data from the

Configurator as necessary.

AT94S Secure Family

2314D–FPSLI–2/04

AT94S Secure Family

Again, the Acknowledge Bit is asserted on the cSDA line by the receiving device on a

byte-by-byte basis.

The factory blanks devices to all zeros before shipping. The array cannot otherwise be

“initialized” except by explicitly writing a known value to each location using the serial

protocol described herein.

Bit Format

Data on the cSDA pin may change only during the cSCK Low time; whereas Start and

Stop Conditions are identified as transitions during the cSCK High time.

Write Instruction Message Format

START

DEVICE

CONDITION ADDRESS

MS EEPROM

(NEXT) EEPROM

LS EEPROM

DATA

ADDRESS BYTE ADDRESS BYTE ADDRESS BYTE BYTE 1

STOP

DATA

BYTE n CONDITION

ACK BIT

(CONFIGURATOR)

Current Address Read (Extended to Sequential Read) Instruction Message Format

START

CONDITION

DEVICE

ADDRESS

DATA

BYTE 1

DATA

BYTE n

STOP

CONDITION

ACK BIT

(CONFIGURATOR)

ACK BIT

(PROGRAMMER)

Start and Stop

Conditions

The Start Condition is indicated by a high-to-low transition of the cSDA line when the

cSCK line is High. Similarly, the Stop Condition is generated by a low-to-high transition

of the cSDA line when the cSCK line is High, as shown in Figure 2.

The Start Condition will return the device to the state where it is waiting for a Device

Address (its normal quiescent mode).

The Stop Condition initiates an internally timed write signal whose maximum duration is

(refer to AC Characteristics table for actual value). During this time, the Configurator

must remain in programming mode (i.e., SER_EN is driven Low). cSDA and cSCK lines

are ignored until the cycle is completed. Since the write cycle typically completes in less

than t

seconds, we recommend the use of “polling” as described in later sections.

Input levels to all other pins should be held constant until the write cycle has been

completed.

Acknowledge Bit

The Acknowledge (ACK) Bit shown in Figure 2 is provided by the Configurator receiving

the byte. The receiving Configurator can accept the byte by asserting a Low value on

the cSDA line, or it can refuse the byte by asserting (allowing the signal to be externally

pulled up to) a High value on the cSDA line. All bytes from accepted messages must be

terminated by either an Acknowledge Bit or a Stop Condition. Following an ACK Bit,

when the cSDA line is released during an exchange of control between the Configurator

and the programmer, the cSDA line may be pulled High temporarily due to the open-col-

lector output nature of the line. Control of the line must resume before the next rising

edge of the clock.

2314D–FPSLI–2/04

Recommended Resources

PCB skill analysis, do you know?

Power saving circuit diagram

Automatic battery charging circuit

Intelligent pressure measurement circuit

Computer motherboard circuit diagram 810 1_32

[Gizwits Gokit3 Review] Device Access-Step 1: Create a New Solution Project: 1. Write in front After studying the hardware circuit ( https://bbs.eeworld.com.cn/thread-1155807-1-1.html ), the next step is how to connect the device to the network. Today, we will officially enter...; annysky2012 Domestic Chip Exchange

atmega8 DIY camera: See the attachment for details on using atmega8 to make your own camera...; automation Microchip MCU

I would like to ask you guys, can the emulator in platform builder be used to complete the simulation with a simulator?: I would like to ask you guys, can the emulator in platform builder be used to complete the simulation with the simulator? Please...; ismyway26 Embedded System

Circuit Diagram: Please tell me how to measure the constant current source in this circuit diagram, and how to amplify u2A and u2B...; Maziyuan 51mcu

Apple faces ultimatum! EU finalizes: Type-C interface will be fully adopted in 2024: my country may be the first to unify fast charging technology standards, and mainstream models of domestic manufacturers have switched to Type-C interfacesRecently, representatives of the European Par...; qwqwqw2088 Talking

How to set the line width and via size for manual routing in Protel?: PlacementTools toolbar In the Protel PCB editing environment, click the line drawing tool on the PlacementTools toolbar, then click the mouse on the starting point , press the Tab key on the keyboard,...; fighting Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components