EEWORLDEEWORLDEEWORLD

Part Number

Search

561-12.0M-5DP610A

Description
HCMOS/TTL Output Clock Oscillator, 12MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size129KB,2 Pages
ManufacturerOscilent
Websitehttp://www.oscilent.com
Environmental Compliance
Download Datasheet Parametric View All

561-12.0M-5DP610A Overview

HCMOS/TTL Output Clock Oscillator, 12MHz Nom, SMD, 6 PIN

561-12.0M-5DP610A Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerOscilent
package instructionSMD, 6 PIN
Reach Compliance Codecompli
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; TUBE
Maximum control voltage4.5 V
Minimum control voltage0.5 V
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate60 ppm
frequency stability100%
linearity10%
Installation featuresSURFACE MOUNT
Nominal operating frequency12 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
physical size7.5mm x 5.08mm x 1.96mm
longest rise time10 ns
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
maximum symmetry60/40 %
Oscilent Corporation | 561 Series VCXO - Voltage Control Crystal Oscillator
Page 1 of 2
VCXO Surface Mount
Series Number
Package
Description
Last Modified
561
FEATURES
- 2.0mm low profile
- Wave form symmetry of 40/60%
- SMD Version 6 Pad
- 3.3V operation (optional)
- Tape and Reel
- RoHs / Lead Free compliant
5 x 7 Ceramic 6 Pad
HCMOS / TTL
Jan. 01 2007
OPERATING CONDITIONS / ELECTRICAL CHARACTERISTICS
PARAMETERS
Output Logic
Input Voltage (VDD)
Frequency Range (f
O
)
Operating Temperature (T
OPR
)
Storage Temperature (T
STG
)
Overall Frequency Stability
CONDITIONS
-
-
-
-
-
a+b+c+d
(a) Frequency Tolerance
(b) Temperature Stability
(c) Input Voltage Stability
(d) Load Stability
Input Current (I
DD
)
Aging
Rise Time (T
R
) / Fall Time (T
F
)
Pin 1 Control Voltage Range
Output Voltage High "1" VOH
Output Voltage Low "0" VOL
Duty Cycle
Start-Up Time (T
S
)
Jitter
Linearity
-
@ 25°C
-
-
TTL Load
HCMOS Load
TTL Load
HCMOS Load
-
-
(One Sigma)
-
2.7 min.
0.4 max.
0.5 max.
50 ±10 (Std.) / 50 ±5 (Option)
10 max.
±25 max.
±20 (Std.) / ±10 (Option)
CHARACTERISTICS
HCMOS / TTL Output
3.3 ±10%
1.5440 ~ 52.0
0 ~ +70 (Std.) / -40 ~ 85 (Option)
-55 ~ +125
±20, ±25, ±50, ±100 max.
Inclusive of Overall Stability
Inclusive of Overall Stability (Operating Temperature)
Inclusive of Overall Stability (VDD ±5%)
Inclusive of Overall Stability (RL ±5%)
10 ~ 25 max.
±3 max.
10 max. (0.4V to 2.4V / TTL; Waveform / HCMOS)
1.65 ±1.35
2.4 min.
VDD-0.5 min.
2.5 ±2
15 ~ 35 max.
5.0 ±10%
UNITS
-
VDC
MHz
°C
°C
PPM
-
-
-
-
mA
PPM/Y
nS
V
VDC
VDC
%
ms
ps
%
Problems with getting started with K60 for a novice codewarrior
When the k60 board is running, it prompts that an error occurred when creating a session. : An error occurred when creating a session in the startup configuration main. : The remote system selected in...
szengjiaqi stm32/stm8
After a month of hard work, the EEWORLD community’s March star figures are announced!
La la la~~~ The EEWORLD community star of this month is out! Every month in the future, the EEWORLD community will select a monthly star. Outstanding Engineer of the Month: Most Diligent and Inquisiti...
soso Suggestions & Announcements
I bought a ZT303 multimeter.
A few days ago, I took advantage of the 30% off for 3 items promotion on JD.com and bought a ZT303 4.5-digit multimeter. The original price was 175, but after buying a few stainless steel screws with ...
dcexpert DIY/Open Source Hardware
How to configure 6410 OTG to use as host?
How to configure 6410 OTG to use as host?...
williams Embedded System
Design techniques for machine learning algorithm generation (provided by ST official, Chinese subtitles)
The head of artificial intelligence at ST in Asia Pacific explains some key concepts and tips to pay attention to when starting a new machine learning project design. Everyone is welcome to post quest...
nmg MEMS sensors
In the early stages of DSP system design, is CPLD needed to increase wiring flexibility?
In the early stages of DSP system design, is CPLD needed to increase wiring flexibility? I have made several boards before and encountered unreasonable IO port design, which led to the need to redo th...
weipingying DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2723  2672  2727  1750  1324  55  54  36  27  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号