EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE3000-1PQ484ES

Description
IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC
Categorysemiconductor    Programmable logic devices   
File Size8MB,162 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3PE3000-1PQ484ES Overview

IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC

A3PE3000-1PQ484ES Parametric

Parameter NameAttribute value
Number of terminals484
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max350 MHz
jesd_30_codeS-PBGA-B484
Number of inputs280
umber_of_logic_cells38400
Number of outputs280
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
ckage_equivalence_codeBGA484,22X22,40
packaging shapeSQUARE
Package SizeGRID ARRAY
wer_supplies1.5/3.3
qualification_statusCOMMERCIAL
sub_categoryField Programmable Gate Arrays
surface mountYES
CraftsmanshipCMOS
Temperature levelCommercial
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Revision 13
ProASIC3E Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt Trigger Option on Single-Ended Inputs
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the ProASIC
®
3E Family
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interfacing
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Low Power
• Core Voltage for Low Power
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• 24 SRAM and FIFO Configurations with Synchronous Operation
up to 350 MHz
• M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available
with or without Debug
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
ARM
®
Processor Support in ProASIC3E FPGAs
Table 1-1 • ProASIC3E Product Family
ProASIC3E Devices
Cortex-M1 Devices
1
System Gates
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
CCCs with Integrated
VersaNet
Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
PLLs
2
600,000
13,824
108
24
1
Yes
6
18
8
270
PQ208
FG256, FG484
A3PE600
A3PE1500
M1A3PE1500
1,500,000
38,400
270
60
1
Yes
6
18
8
444
PQ208
FG484, FG676
A3PE3000
M1A3PE3000
3,000,000
75,264
504
112
1
Yes
6
18
8
620
PQ208
FG324
,
FG484, FG896
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. The PQ208 package supports six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash Family FPGAs
datasheet.
January 2013
© 2013 Microsemi Corporation
I
How to create project files from Makefile, such as wpj project?
We often create makefiles from project files, but we also encounter the need that the third-party source code (genuine) we get only has makefiles, but no project files for the corresponding platform. ...
ggch Embedded System
S5PV210 android4.0 does not support LCD display with small resolution of 480*272? !
A year ago, an android driver engineer debugged the android4.0 system on sate210. At that time, he concluded that android4.0 does not support resolutions below 800*480. If the LCD resolution is set to...
gooogleman Embedded System
See how many made it to the semi-finals
[i=s]This post was last edited by paulhyde on 2014-9-15 02:54[/i] Hehe, come on...
luguangzhen110 Electronics Design Contest
Are you tossing and turning over the issue of isolated transceivers? We will tell you everything we know!
Are you struggling with RS-485 transceiver issues? Don’t worry! This article provides some insights based on frequently asked questions in the Texas Instruments E2E community, and is sure to help thos...
alan000345 Microcontroller MCU
Wavecom call answering problem
I'm working on a project to connect a wavecom module to a microcontroller. I want to make a module that automatically replies to text messages when a call comes in. However, after using the at command...
stubbornwn Embedded System
(1) Unpacking and setting up the IAR environment
UnboxingFirst of all, the activity actually requires an order to be placed on Taobao. Through the operation of coupons + shipping refunds, the reviewers do not actually need to spend any money.I recei...
lbbook GD32 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2196  4  2120  2628  1660  45  1  43  53  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号