EEWORLDEEWORLDEEWORLD

Part Number

Search

A3PE600-2FG896

Description
IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC
Categorysemiconductor    Programmable logic devices   
File Size8MB,162 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3PE600-2FG896 Overview

IC,FPGA,38400-CELL,CMOS,BGA,484PIN,PLASTIC

A3PE600-2FG896 Parametric

Parameter NameAttribute value
Number of terminals484
Minimum operating temperature0.0 Cel
Maximum operating temperature70 Cel
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max350 MHz
jesd_30_codeS-PBGA-B484
Number of inputs280
umber_of_logic_cells38400
Number of outputs280
Packaging MaterialsPLASTIC/EPOXY
ckage_codeBGA
ckage_equivalence_codeBGA484,22X22,40
packaging shapeSQUARE
Package SizeGRID ARRAY
wer_supplies1.5/3.3
qualification_statusCOMMERCIAL
sub_categoryField Programmable Gate Arrays
surface mountYES
CraftsmanshipCMOS
Temperature levelCommercial
Terminal formBALL
Terminal spacing1 mm
Terminal locationBOTTOM
Revision 13
ProASIC3E Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 600 k to 3 Million System Gates
• 108 to 504 kbits of True Dual-Port SRAM
• Up to 620 User I/Os
Pro (Professional) I/O
700 Mbps DDR, LVDS-Capable I/Os
1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
Bank-Selectable I/O Voltages—up to 8 Banks per Chip
Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X, and LVCMOS
2.5 V / 5.0 V Input
Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS
Voltage-Referenced I/O Standards: GTL+ 2.5 V / 3.3 V, GTL
2.5 V / 3.3 V, HSTL Class I and II, SSTL2 Class I and II, SSTL3
Class I and II
I/O Registers on Input, Output, and Enable Paths
Hot-Swappable and Cold Sparing I/Os
Programmable Output Slew Rate and Drive Strength
Programmable Input Delay
Schmitt Trigger Option on Single-Ended Inputs
Weak Pull-Up/-Down
IEEE 1149.1 (JTAG) Boundary Scan Test
Pin-Compatible Packages across the ProASIC
®
3E Family
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
On-Chip User Nonvolatile Memory
• 1 kbit of FlashROM with Synchronous Interfacing
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption via JTAG (IEEE 1532–compliant)
• FlashLock
®
Designed to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
• Six CCC Blocks, Each with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
Low Power
• Core Voltage for Low Power
• Support for 1.5-V-Only Systems
• Low-Impedance Flash Switches
SRAMs and FIFOs
• Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9,
and ×18 organizations available)
• True Dual-Port SRAM (except ×18)
• 24 SRAM and FIFO Configurations with Synchronous Operation
up to 350 MHz
• M1 ProASIC3E Devices—Cortex-M1 Soft Processor Available
with or without Debug
High-Performance Routing Hierarchy
Segmented, Hierarchical Routing and Clock Structure
Ultra-Fast Local and Long-Line Network
Enhanced High-Speed, Very-Long-Line Network
High-Performance, Low-Skew Global Network
Architecture Supports Ultra-High Utilization
ARM
®
Processor Support in ProASIC3E FPGAs
Table 1-1 • ProASIC3E Product Family
ProASIC3E Devices
Cortex-M1 Devices
1
System Gates
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
CCCs with Integrated
VersaNet
Globals
3
I/O Banks
Maximum User I/Os
Package Pins
PQFP
FBGA
PLLs
2
600,000
13,824
108
24
1
Yes
6
18
8
270
PQ208
FG256, FG484
A3PE600
A3PE1500
M1A3PE1500
1,500,000
38,400
270
60
1
Yes
6
18
8
444
PQ208
FG484, FG676
A3PE3000
M1A3PE3000
3,000,000
75,264
504
112
1
Yes
6
18
8
620
PQ208
FG324
,
FG484, FG896
Notes:
1. Refer to the
Cortex-M1
product brief for more information.
2. The PQ208 package supports six CCCs and two PLLs.
3. Six chip (main) and three quadrant global networks are available.
4. For devices supporting lower densities, refer to the
ProASIC3 Flash Family FPGAs
datasheet.
January 2013
© 2013 Microsemi Corporation
I
What does the dash plus the greater-than sign in lastYear=tm->tm_year-1; mean?
What does the dash plus the greater-than sign in lastYear=tm->tm_year-1; mean?...
szengjiaqi stm32/stm8
@Admin, how come I'm the only one who didn't get the message when 9 people posted?
Talk about your MicroPython introduction and win the MicroPython Getting Started Guide - [MicroPython Open Source Forum] - Electronic Engineering World Forum [url]https://bbs.eeworld.com.cn/thread-607...
sanhuasr Talking
Question: Semaphores and priority inversion (100 points)
There are three types of semaphores: mutual exclusion semaphores, binary semaphores, and counting semaphores. Why do some books say that only mutual exclusion semaphores have priority inversion proble...
lju1982 Embedded System
TI's latest 2013 edition of the MSP430 MCU Selection Guide is now available!
TI's latest 2013 version of the MSP430 MCU selection guide is now available![b][size=4]Detailed information: [url=http://dl1.eeworld.com.cn/fd.php?i=277775&s=NzY3MDkxK3o1ZmwzUzdCaU5zMkJBanpaVHFRaVJnSn...
qwqwqw2088 Microcontroller MCU
Downloading with ULINK2 shows "could not stop Cortex-M device"
Use MDK4.7, TI's TM4C123GH6PZ, ULINK2 to connect PC and JTAG, [b][color=black][font="][size=10.0pt]Project — Options for Target — Debug[/size][/font][/color][/b][color=black][font="][size=10.0pt] [/si...
liulanger521 ARM Technology
Schematic diagram of a repeater with radio function
[size=5]Schematic diagram of jinke-169 repeater, schematic diagram (protel99 design), [/size] [size=5][/size] [size=5]With 7088 FM radio function. [/size] [size=5]If you think it is good, please help ...
cooljewel Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1884  1199  2294  2852  923  38  25  47  58  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号