EEWORLDEEWORLDEEWORLD

Part Number

Search

B41252B9228M000

Description
Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 100V, 20% +Tol, 20% -Tol, 2200uF, Through Hole Mount, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size393KB,21 Pages
ManufacturerTDK Corporation
Websitehttp://www.tdk.com
Environmental Compliance
Download Datasheet Parametric View All

B41252B9228M000 Online Shopping

Suppliers Part Number Price MOQ In stock  
B41252B9228M000 - - View Buy Now

B41252B9228M000 Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum (wet), 100V, 20% +Tol, 20% -Tol, 2200uF, Through Hole Mount, ROHS COMPLIANT

B41252B9228M000 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerTDK Corporation
package instruction,
Reach Compliance Codecompli
capacitance2200 µF
Capacitor typeALUMINUM ELECTROLYTIC CAPACITOR
diameter30 mm
dielectric materialsALUMINUM (WET)
leakage current4.4 mA
length40 mm
Manufacturer's serial numberB41252
Installation featuresTHROUGH HOLE MOUNT
negative tolerance20%
Number of terminals2
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
Package shapeCYLINDRICAL PACKAGE
Package formSnap-i
polarityPOLARIZED
positive tolerance20%
Rated (DC) voltage (URdc)100 V
ripple current2830 mA
seriesB41252
surface mountNO
Delta tangent0.15
Terminal pitch10 mm
Terminal shapeSNAP-IN
Aluminum electrolytic capacitors
Snap-in capacitors
Series/Type:
Date:
B41252
November 2012
© EPCOS AG 2012. Reproduction, publication and dissemination of this publication, enclosures hereto and the
information contained therein without EPCOS' prior express consent is prohibited.
Show off my DIY USB oscilloscope
Main technical indicators: Maximum sampling rate: 50MSa/S Analog bandwidth: 5M Input impedance: 1MΩ Vertical sensitivity: 4V/div, 2V/div, 1V/div, 0.5V/div, 0.1V/div, 0.05V/div[font=宋体]Total 6[font=宋体]...
cnshs DIY/Open Source Hardware
EEWORLD University Hall----Using Stratix V FPGA, removing external compensation components and reducing system costs
Using Stratix V FPGA, removing external compensation components and reducing system cost : https://training.eeworld.com.cn/course/2135Using Stratix V FPGAs, external compensation components are elimin...
chenyy FPGA/CPLD
Methods to prevent ESD in PCB design
Static electricity from the human body, the environment, and even inside electronic devices can cause various damages to delicate semiconductor chips, such as penetrating the thin insulation layer ins...
ESD技术咨询 PCB Design
Circuit common sense concept 6--MOS tube and simple CMOS logic gate circuit schematic diagram
[p=25, null, left][font=Tahoma,][color=#4e4e4e][font=Arial, Helvetica, simsun, u5b8bu4f53]Modern single-chip microcomputers are mainly made using CMOS technology. [/font][/color][/font][/p][p=25, null...
qinkaiabc Power technology
TI Digital Power Control Solutions
[b][size=4][/size][/b]...
qwqwqw2088 Analogue and Mixed Signal
Please explain the principle of this boost circuit
[i=s]This post was last edited by kal9623287 on 2022-7-8 11:19[/i]Can the following circuit diagram achieve 5V boost to 12V?What is the principle? Please analyze it for me....
kal9623287 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 737  1913  2392  2149  518  15  39  49  44  11 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号