EEWORLDEEWORLDEEWORLD

Part Number

Search

A54SX08-3PL208PP

Description
FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208
Categorysemiconductor    Programmable logic devices   
File Size363KB,57 Pages
ManufacturerETC1
Download Datasheet Parametric View All

A54SX08-3PL208PP Overview

FPGA, 1452 CLBS, 16000 GATES, 320 MHz, PQFP208

A54SX08-3PL208PP Parametric

Parameter NameAttribute value
Number of terminals208
Minimum operating temperature-55 Cel
Maximum operating temperature125 Cel
Processing package descriptionPLASTIC, MO-143, QFP-208
each_compliYes
stateActive
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
clock_frequency_max320 MHz
The maximum delay of a CLB module0.7000 ns
jesd_30_codeS-PQFP-G208
jesd_609_codee0
moisture_sensitivity_level3
Number of configurable logic modules1452
Number of equivalent gate circuits16000
organize1452 CLBS, 16000 GATES
Packaging MaterialsPLASTIC/EPOXY
ckage_codeFQFP
packaging shapeSQUARE
Package SizeFLATPACK, FINE PITCH
eak_reflow_temperature__cel_225
qualification_statusCOMMERCIAL
seated_height_max4.1 mm
Rated supply voltage3.3 V
Minimum supply voltage3 V
Maximum supply voltage3.6 V
surface mountYES
CraftsmanshipCMOS
Temperature levelMILITARY
terminal coatingTIN LEAD
Terminal formGULL WING
Terminal spacing0.5000 mm
Terminal locationQUAD
ime_peak_reflow_temperature_max__s_30
length28 mm
width28 mm
dditional_featureCAN ALSO BE OPERATED AT 5V; 24000 SYSTEM GATES ALSO AVAILABLE
v3.1
54SX Family FPGAs
Le a di ng E dg e P er f or m a nc e
F ea t u r es
• 320 MHz Internal Performance
• 3.7 ns Clock-to-Out (Pin-to-Pin)
• 0.1 ns Input Set-Up
• 0.25 ns Clock Skew
Sp e ci f ic at ion s
• 66 MHz PCI
• CPLD and FPGA Integration
• Single Chip Solution
• 100% Resource Utilization with 100% Pin Locking
• 3.3V Operation with 5.0V Input Tolerance
• Very Low Power Consumption
• Deterministic, User-Controllable Timing
• Unique In-System Diagnostic and Debug capability with
Silicon Explorer II
• Boundary Scan Testing in Compliance with IEEE Standard
1149.1 (JTAG)
• Secure Programming Technology Prevents Reverse
Engineering and Design Theft
• 12,000 to 48,000 System Gates
• Up to 249 User-Programmable I/O Pins
• Up to 1080 Flip-Flops
• 0.35µ CMOS
S X P r od u c t P ro fi l e
A54SX08
Capacity
Typical Gates
System Gates
Logic Modules
Combinatorial Cells
Register Cells (Dedicated Flip-Flops)
Maximum User I/Os
Clocks
JTAG
PCI
Clock-to-Out
Input Set-Up (External)
Speed Grades
Temperature Grades
Packages (by pin count)
PLCC
PQFP
VQFP
TQFP
PBGA
FBGA
8,000
12,000
768
512
256
130
3
Yes
3.7 ns
0.8 ns
Std, –1, –2, –3
C, I, M
84
208
100
144, 176
144
A54SX16
16,000
24,000
1,452
924
528
175
3
Yes
3.9 ns
0.5 ns
Std, –1, –2, –3
C, I, M
208
100
176
A54SX16P
16,000
24,000
1,452
924
528
175
3
Yes
Yes
4.4 ns
0.5 ns
Std, –1, –2, –3
C, I, M
208
100
144, 176
A54SX32
32,000
48,000
2,880
1800
1,080
249
3
Yes
4.6 ns
0.1 ns
Std, –1, –2, –3
C, I, M
208
144, 176
313, 329
June 2003
1
© 2003 Actel Corporation
【TI course sharing】+MSP432 Overview
[i=s] This post was last edited by 不足论 on 2017-1-7 16:37 [/i] Course address: [url=https://training.eeworld.com.cn/course/521/learn#lesson/954]https://training.eeworld.com.cn/course/521/learn#lesson/9...
不足论 TI Technology Forum
Analyze the following simulation errors
WARNING: formal port 'clk' of module 'testbench' is not connected in component instance 'testbench'module testbench(clk,Data_in,OUT); output clk,Data_in,OUT; electrical OUT; electrical Data_in; parame...
eeleader FPGA/CPLD
How to choose a suitable servo motor?
Servo motors are usually divided into stepper motors, DC brushed servo motors, DC brushless servo motors, and AC servo motors. With the advancement of technology, many special servo motors have emerge...
wdxyx Industrial Control Electronics
RT_THREAD/STM32
RT_THREAD/STM32, repost to earn points...
wujianbo stm32/stm8
Please help, I'm a novice and I really don't understand this place
Figure 1:Figure 2:Figure 3:[color=#333333]Figure 1 is the DS18B20 function for getting temperature. This should be fine. Type the code in the book. Figure 2 is the terminal node getting the temperatur...
544908765 RF/Wirelessly
ANTENNA AND SYSTEM DESIGN with ANSOFT
This short course will provide a broad understanding of Ansoft's software products for the design,analysis and optimization of antennas, phased array antennas and antenna systems. No prior use of Anso...
JasonYoo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1106  1594  205  2729  603  23  33  5  55  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号