EEWORLDEEWORLDEEWORLD

Part Number

Search

FP20214158252ABBG

Description
Array/Network Resistor, Center Tap, Thin Film, 82500ohm, 0.05% +/-Tol, -25,25ppm/Cel, 3825,
CategoryPassive components    The resistor   
File Size202KB,3 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

FP20214158252ABBG Overview

Array/Network Resistor, Center Tap, Thin Film, 82500ohm, 0.05% +/-Tol, -25,25ppm/Cel, 3825,

FP20214158252ABBG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerVishay
Reach Compliance Codecompli
ECCN codeEAR99
structureFlatpack
JESD-609 codee3
Network TypeCenter T
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package height2.435 mm
Package length9.6 mm
Package formSMT
Package width6.475 mm
resistance82500 Ω
Resistor typeARRAY/NETWORK RESISTOR
seriesFP202
size code3825
technologyTHIN FILM
Temperature Coefficient-25,25 ppm/°C
Terminal surfaceMatte Tin (Sn)
Tolerance0.05%
FP 200, 201, 202
Vishay Thin Film
SURFACE MOUNT
NETWORKS
Hermetic Flat-Pak Resistor Networks
FEATURES
Lead (Pb)-free available
Military/Aerospace
Hermetically sealed
Product may not
be
to scale
Pb-free
Available
RoHS*
COMPLIANT
Vishay Thin Film offers a broad line of precision resistor
networks in hermetic Flat-Packs for surface mount
requirements in military, space or other harsh environmental
applications. These networks provide the long-term stability
necessary to insure continuous specification and
performance over the 20 to 30 year life required for space
applications. The fabrication of these devices is performed
under tight procedural and environmental controls to insure
conformance to all 883C Level H or K requirements. Custom
configurations, values and tolerance combinations are
available with fast turnaround.
PRODUCT CAPABILITIES
Material
Resistance Range
Absolute Resistance Tolerance
Resistance Ratio Tolerance
Absolute TCR
Ratio TCR
Absolute Resistor Stability
Ratio Resistor Stability
Package Power Dissipation
Operating Temperature Range
Passivated nichrome
10
Ω
to 1 MΩ total
1 % to 0.05 %
0.1 % to 0.01 %
± 10, 25, 50 ppm/°C
± 5 ppm/°C standard
1000 ppm/2000 h at 70 °C
300 ppm/2000 h at 70 °C
800 mW/70 °C
- 55 °C to + 125 °C
STANDARD CONFIGURATIONS
FP200
Number of Resistors
Number of Leads
1
7, 8
14, 16
Isolated
500
Ω
- 100 kΩ
FP201
Type Connection
Values Available
Number of Resistors
Number of Leads
Type Connection
1
12, 14
14, 16
Series
500
Ω
- 100 kΩ
FP202
Values Available
Number of Resistors
Number of Leads
Type Connection
Values Available
1
13, 15
14, 16
Common
500
Ω
- 100 kΩ
* Pb containing terminations are not RoHS compliant, exemptions may apply
Document Number: 61073
Revision: 05-Mar-08
For technical questions, contact: thin-film@vishay.com
www.vishay.com
45
Improving image quality in portable ultrasound systems using efficient semiconductors
[i=s]This post was last edited by dontium on 2015-1-23 13:21[/i]Keywords: medical ultrasound equipment, portable ultrasound equipment, ultrasound system block diagram, beamforming, analog front end, A...
德州仪器 Analogue and Mixed Signal
[FPGA Open Source Tutorial Series] Chapter 16 PLL Phase-Locked Loop Introduction and Simple Application
[align=center][color=#000][size=15px][b][size=6]PLL Phase-Locked Loop Introduction and Simple Application[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://...
芯航线跑堂 FPGA/CPLD
P&E programming error
Hi guys, I am a newbie, I use P&E programmer to burn program to MC9S08AC60, but after connecting, the command window shows "Startup command file does not exit" message, but it shows "target ready", I ...
wjlatelid NXP MCU
Original package size drawing
Original package size drawing.pdf...
tecfighter PCB Design
Determination of the XY axis ratio of LED white light phosphor
[hide]The Y axis is determined by the phosphor you choose. After determining the wavelength of the chip, choose the phosphor you think is suitable (don't know how to choose? Try it and you will know, ...
探路者 LED Zone
Does it matter if the FPGA pins belong to different IO banks?
I recently bought a privileged FPGA development board, the FPGA model is EP4CE6E22C8, and used the development board to generate PWM waves. During the learning process, I found a problem. If the IO po...
骑文 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1335  2800  891  2066  2215  27  57  18  42  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号