AGLN125V2-ZQNG100I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> AGLN125V2-ZQNG100I

AGLN125V2-ZQNG100I: DescriptionFPGA, 520 CLBS, 20000 GATES, PBGA81; CategoryProgrammable logic devices Programmable logic; File Size7MB，148 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com; Environmental Compliance

Download Datasheet Parametric View All

AGLN125V2-ZQNG100I Overview

FPGA, 520 CLBS, 20000 GATES, PBGA81

AGLN125V2-ZQNG100I Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Microsemi
package instruction	LGA, LGA100(UNSPEC)
Reach Compliance Code	compli
JESD-30 code	S-PBCC-B100
Number of entries	71
Number of logical units	3072
Output times	71
Number of terminals	100
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LGA
Encapsulate equivalent code	LGA100(UNSPEC)
Package shape	SQUARE
Package form	CHIP CARRIER
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.2/1.5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BUTT
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

Revision 19

DS0110

IGLOO nano Low Power Flash FPGAs

with Flash*Freeze Technology

Features and Benefits

Low Power

•

nanoPower Consumption—Industry’s Lowest Power

1.2 V to 1.5 V Core Voltage Support for Low Power

Supports Single-Voltage System Operation

Low Power Active FPGA Operation

Flash*Freeze Technology Enables Ultra-Low Power

Consumption while Maintaining FPGA Content

• Easy Entry to / Exit from Ultra-Low Power Flash*Freeze Mode

• As Small as 3x3 mm in Size

High-Performance Routing Hierarchy

Advanced I/Os

• Segmented, Hierarchical Routing and Clock Structure

• 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

• Bank-Selectable I/O Voltages—up to 4 Banks per Chip

• Single-Ended I/O Standards: LVTTL, LVCMOS

3.3 V / 2.5 V / 1.8 V / 1.5 V / 1.2 V

• Wide Range Power Supply Voltage Support per JESD8-B,

Allowing I/Os to Operate from 2.7 V to 3.6 V

• Wide Range Power Supply Voltage Support per JESD8-12,

Allowing I/Os to Operate from 1.14 V to 1.575 V

• I/O Registers on Input, Output, and Enable Paths

• Selectable Schmitt Trigger Inputs

• Hot-Swappable and Cold-Sparing I/Os

• Programmable Output Slew Rate and Drive Strength

• Weak Pull-Up/-Down

• IEEE 1149.1 (JTAG) Boundary Scan Test

• Pin-Compatible Packages across the IGLOO

Family

†

• Up to Six CCC Blocks, One with an Integrated PLL

• Configurable Phase Shift, Multiply/Divide, Delay

Capabilities, and External Feedback

• Wide Input Frequency Range (1.5 MHz up to 250 MHz)

• 1 kbit of FlashROM User Nonvolatile Memory

• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM

Blocks (×1, ×2, ×4, ×9, and ×18 organizations)

†

• True Dual-Port SRAM (except × 18 organization)

†

• Tj = -20°C to +85°C

Small Footprint Packages

Wide Range of Features

Reprogrammable Flash Technology

•

130-nm, 7-Layer Metal, Flash-Based CMOS Process

Instant On Level 0 Support

Single-Chip Solution

Retains Programmed Design When Powered Off

250 MHz (1.5 V systems) and 160 MHz (1.2 V systems) System

Performance

• 10,000 to 250,000 System Gates

• Up to 36 kbits of True Dual-Port SRAM

• Up to 71 User I/Os

Clock Conditioning Circuit (CCC) and PLL

In-System Programming (ISP) and Security

Embedded Memory

• ISP Using On-Chip 128-Bit Advanced Encryption Standard

(AES) Decryption via JTAG (IEEE 1532–compliant)

• FlashLock

Designed to Secure FPGA Contents

• 1.2 V Programming

Enhanced Commercial Temperature Range

AGLN060

AGLN030Z

IGLOO nano Devices

IGLOO nano-Z Devices

System Gates

Typical Equivalent Macrocells

VersaTiles (D-flip-flops)

Flash*Freeze Mode (typical, µW)

RAM Kbits (1,024 bits)

4,608-Bit Blocks

Secure (AES)

AGLN010 AGLN015

AGLN020

10,000

260

–

2,3

AGLN125

AGLN250

AGLN060Z

60,000

512

1,536

Yes

AGLN125Z

125,000

1,024

3,072

Yes

AGLN250Z

250,000

2,048

6,144

Yes

15,000

128

384

–

20,000

172

520

–

30,000

256

768

–

FlashROM Kbits (1,024 bits)

ISP

Integrated PLL in CCCs

VersaNet Globals

I/O Banks

Maximum User I/Os (packaged device)

Maximum User I/Os (Known Good Die)

–

† AGLN030 and smaller devices do not support this feature.

October 2015

Recommended Resources

Molding machine control circuit

40kHz ultrasonic clamping/limiting receiving amplifier circuit

Traffic light AC flasher

Silicon Bidirectional Switch (SBS)

Audible light detector circuit

Differential exposure meter circuit

[FPGA learning series - AS and JTAG, sof and pof]: [align=left][size=6]Because FPGA is an SRAM structure, which is different from the ROM structure of CPLD, the FPGA code is lost after power failure, and an external configuration chip is required. Whe...; 白丁 FPGA/CPLD

【Play with C2000 Launchpad】Rookie LESSON9-Clock: Clock is an indispensable part of DSP and a necessary condition for its operation. Clock input: There are many clock options for the 280x series DSP, including: (1) Crystal input through X1 and X2: CL...; 常见泽1 Microcontroller MCU

IC design solutions for the future: [table][tr][td][align=center][size=16px]Future-oriented [url=http://www.szhexian.cn/][b][color=#599100]IC[/color][/b][/url] design solutions[/size][/align]With the rapid development of the integrated ...; cobble1 FPGA/CPLD

[Help] What is the difference between "pend" and "suspend"?: The English meanings of these two words are similar. I still can't figure out the difference between these two task states after reading Kong Xiangying's book. The results of Google are not the same. ...; moto8088 Embedded System

STM32: Where should people who have never learned MCU start to learn STM32? ? ?...; plrerich stm32/stm8

LoadImage returns failure: CString str = "D:\\zxh\\111\es\\sa.bmp"; HBITMAP bim = (HBITMAP)LoadImage(AfxGetInstanceHandle(), str, IMAGE_BITMAP, 0,0,0); if(bim == NULL) { DWORD errno = GetLastError(); return; } It always returns...; 502815059 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components