DFNS1-LTRFREQ1XE100 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> DFNS1-LTRFREQ1XE100

DFNS1-LTRFREQ1XE100: DescriptionTTL Output Clock Oscillator, 1MHz Min, 25MHz Max; CategoryPassive components oscillator; File Size66KB，1 Pages; ManufacturerCTS; Environmental Compliance

Download Datasheet Parametric View All

DFNS1-LTRFREQ1XE100 Overview

TTL Output Clock Oscillator, 1MHz Min, 25MHz Max

DFNS1-LTRFREQ1XE100 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	CTS
Reach Compliance Code	unknow
maximum descent time	7 ns
Frequency Adjustment - Mechanical	NO
frequency stability	100%
Manufacturer's serial number	DFNS1-LT
Installation features	SURFACE MOUNT
Maximum operating frequency	25 MHz
Minimum operating frequency	1 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	TTL
Output load	10 TTL
physical size	14.8mm x 9.1mm x 5.9mm
longest rise time	7 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

SURFACE MOUNT PRECISION OSCILLATOR

DFN S1-KH(5 V) & DFN S1-LH(3.3 V)

14.8±0.3

KEY FEATURES

9.1±0.2

5.08

1 to 130 MHz

± 20 ppm/15 years stability available

Encapsulated crystal

APPLICATIONS

Sonet/SDH

Function

NC/ Enable

GND

Output

Vcc

DFN S1

1.4

1.0

5.9

+0.1

-0.2

5.08

2.54

8.9

PC board footprint

1.27

TYPE

Frequency Range

1 to 130 MHz

5 V ± 10 %

≤

20 mA

≤

50 mA

≤

70 mA

HCMOS 50 pF up to 25 MHz

15 pF > 25MHz

40/60...60/40 % @ 50% level

10 to 90 %

≤

7 ns up to 25 MHz

≤

3 ns > 25 MHz

≥

4.5 V/

≤

0.5 V

≤

1 ps RMS

≤

10 ms @ 4.5 V

temperature range

0 to 70°

-40 to 85°

stability

≤

± 15

≤

± 25

code

XB15

XE25

stability

≤

± 20

≤

± 50

code

XB20

XE50

stability

≤

± 25

≤

± 75

DFN S1-KH

1 to 130 MHz

3.3 V ± 5 %

≤

10 mA

≤

15 mA

≤

40 mA

HCMOS 50 pF up to 25 MHz

15 pF > 25MHz

40/60...60/40 % @ 50% level

10 to 90 %

≤

7 ns up to 25 MHz

≤

3 ns > 25 MHz

≥

2.8 V/

≤

0.3 V

≤

1 ps RMS

≤

10 ms @ 3.15 V

code

XB25

XE75

stability

≤

± 50

≤

± 100

code

XB50

XE100

DFN S1-LH

ELECTRICAL SPECIFICATIONS

supply voltage

supply current (no load)

≤

25 MHz

≤

50 MHz

> 50 MHz

output load

duty cycle

rise/fall times (HCMOS @ 15 pF load)

high/low levels

Phase jitter (fj > 1 kHz)

start up

@ 100 MHz

FREQUENCY STABILITY

types

all types

remarks

stability [ ppm ] and temperature code

includes calibration at 25° temperature, ageing, Vcc and load changes 1 year

CODE

KT/LT

45/55...55/45 %

high or open = enable, low = high Z

TTL output levels, 10 TTL load

B = 10 years

OPTIONS

tight symmetry (f

≤

50 MHz)

tri-state output on pin 1

TTL output

stability over long life time

A = 5 years

C = 15 years

ORDERING CODE

Example

type + option code + frequency + temperature code

DFN S1-KHZ 49.152 MHz XE25

REMARK

DFN_S1-KH_LH

Please consult factory for life time/stabilities possible combinations

These products and their specifications are subject to change without notice

26.10.2010 / PIK

Recommended Resources

LB1405, 15-level display circuit application (c)

A low-priced high-quality amplifier suitable for students to make their own products

NE555 pin diagram and ne555 circuit application

CMOS and transistor interface circuit

Sony KV-25F color TV power supply circuit

BIJ9149/BIJ9150 (general) infrared control receiving circuit

DE2-35 Unboxing and Environment Configuration Download Default Demo: [i=s]This post was last edited by Yufeng on 2020-7-30 20:11[/i]I recently wanted to develop FPGA, so I bought a DE2-35 FPGA development board, which is quite old.I saw my seniors take the test in coll...; 昱枫 FPGA/CPLD

【Signal Processing】Application of FPGA in high-speed digital signal processing system: This article starts with a comparison of the computing speed and device resources of FPGA and dedicated DSP devices, and introduces the superiority of FPGA in digital signal processing such as complex...; dream_byxiaoyu FPGA/CPLD

Can you help me find the model of the two ICs?: I can't find the specific model, can a friend help me?...; xian520 stm32/stm8

CCS5.5.0 compilation problem "XDAIS_CG_ROOT": Compilation warning: Build variable 'XDAIS_CG_ROOT' cannot be resolved Solution: Right-click the project à Properties à Resource . Linked Resources: Path Variables Add path: XDAIS_CG_ROOT C:\ti\xdais_...; Jacktang Microcontroller MCU

Xi'an Photovoltaic Research Institute recruits software and hardware engineers and R&D managers: As the title says; Job Description: Hardware R&D Engineer 1. Complete the power hardware development of power electronic devices, such as designing inductors and transformers; be proficient in the app...; 兰色小狗 Recruitment

STM32 IAP Boot reference (with source code): [color=#333333][font=Helvetica, Tahoma, Arial, sans-serif][size=12px]File content:[/size][/font][/color] [color=#333333][font=Helvetica, Tahoma, Arial, sans-serif][size=12px]1. STM32 serial port bootl...; tiankai001 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components