M300LFXI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> M300LFXI

M300LFXI: DescriptionClock Generator, 50MHz, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24; CategoryThe embedded processor and controller Microcontrollers and processors; File Size475KB，17 Pages; ManufacturerCypress Semiconductor; Environmental Compliance

Download Datasheet Parametric Compare View All

M300LFXI Overview

Clock Generator, 50MHz, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24

M300LFXI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Cypress Semiconductor
Parts packaging code	QFN
package instruction	VQCCN,
Contacts	24
Reach Compliance Code	compli
ECCN code	EAR99
JESD-30 code	S-XQCC-N16
JESD-609 code	e4
length	3 mm
Humidity sensitivity level	3
Number of terminals	16
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	50 MHz
Package body material	UNSPECIFIED
encapsulated code	VQCCN
Package shape	SQUARE
Package form	CHIP CARRIER, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260
Master clock/crystal nominal frequency	48 MHz
Certification status	Not Qualified
Maximum seat height	0.6 mm
Maximum supply voltage	1.95 V
Minimum supply voltage	1.65 V
Nominal supply voltage	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER

Preview

Download Datasheet

View All

MoBL

Clock

M300/M600

Three-PLL Programmable Clock Generator

for Portable Applications

Three-PLL Programmable Clock Generator for Portable Applications

Features

■

Benefits

■

Device Operating Voltage Options:

❐

MoBL Clock M300 Family: 1.8 V

❐

MoBL Clock M600 Family: 2.5 V, 3.0 V, or 3.3 V

Selectable clock output voltages for both MoBL Clock M300

and M600:

❐

1.5 V, 1.8 V, 2.5 V, 3.0 V, or 3.3 V

Fully integrated ultra low power phase-locked loops (PLLs)

Input reference clock frequency range: 1–48 MHz

Output clock frequency range: 3–50 MHz

Three

C™

programmable output clocks

Programmable output drive strengths

150 ps typical cycle-to-cycle jitter

Optional Spread Spectrum for EMI reduction

16-pin (3 × 3 × 0.6 mm) QFN Package

Industrial temperature range

Suitable for cell phone, portable, and consumer electronics

applications

Multiple high-performance PLLs allow synthesis of unrelated

frequencies

Application compatibility in multiple output voltage levels

Optional Spread Spectrum capable PLLs with Lexmark or

Linear profile for maximum EMI reduction

PLLs can be programmed for system frequency margin tests

Meets critical timing requirements in complex system designs

Individually enable or disable each output using I

Ease of output clock selection using programmable crossbar

switches

■

Logic Block Diagram

VDD_CLK1

VDD_CLK2

VDD_CLK3

EXCLKIN

REF SEL

Crossbar

Switch

Output

Dividers

and

PLL2

(SS)

PLL3

(SS)

Drive

Strength

Control

CLK1

PLL1

MUX

and

Control

Logic

CLK2

CLK3

SCL

SDA

PD#/OE

I2C

Cypress Semiconductor Corporation

Document Number: 001-12946 Rev. *C

•

198 Champion Court

•

San Jose

CA 95134-1709

•

408-943-2600

Revised December 7, 2010

[+] Feedback

M300LFXI Related Products

	M300LFXI	M6XXLFXIT	M3XXLFXIT	M300LFXIT	M6XXLFXI	M3XXLFXI
Description	Clock Generator, 50MHz, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24	Clock Generator, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24	Clock Generator, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24	Clock Generator, 50MHz, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24	Clock Generator, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24	Clock Generator, CMOS, 3 X 3 MM, LEAD FREE, MO-220, QFN-24
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Maker	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor	Cypress Semiconductor
Parts packaging code	QFN	QFN	QFN	QFN	QFN	QFN
package instruction	VQCCN,	VQCCN,	VQCCN,	VQCCN,	VQCCN,	VQCCN,
Contacts	24	24	24	24	24	24
Reach Compliance Code	compli	compliant	compliant	compliant	compli	compli
ECCN code	EAR99	EAR99	EAR99	EAR99	EAR99	EAR99
JESD-30 code	S-XQCC-N16	S-XQCC-N16	S-XQCC-N16	S-XQCC-N16	S-XQCC-N16	S-XQCC-N16
JESD-609 code	e4	e4	e4	e4	e4	e4
length	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm
Humidity sensitivity level	3	3	3	3	3	3
Number of terminals	16	16	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C	-40 °C
Package body material	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED	UNSPECIFIED
encapsulated code	VQCCN	VQCCN	VQCCN	VQCCN	VQCCN	VQCCN
Package shape	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE	SQUARE
Package form	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE	CHIP CARRIER, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)	260	260	260	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm	0.6 mm
Maximum supply voltage	1.95 V	3.6 V	1.95 V	1.95 V	3.6 V	1.95 V
Minimum supply voltage	1.65 V	2.25 V	1.65 V	1.65 V	2.25 V	1.65 V
Nominal supply voltage	1.8 V	2.5 V	1.8 V	1.8 V	2.5 V	1.8 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	NICKEL PALLADIUM GOLD
Terminal form	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD	NO LEAD
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	QUAD	QUAD	QUAD	QUAD	QUAD	QUAD
Maximum time at peak reflow temperature	20	20	20	20	20	20
width	3 mm	3 mm	3 mm	3 mm	3 mm	3 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER	CLOCK GENERATOR, OTHER
Other features	-	CUSTOMER SPECIFIC FREQUENCY CONFIGURATION	CUSTOMER SPECIFIC FREQUENCY CONFIGURATION	-	CUSTOMER SPECIFIC FREQUENCY CONFIGURATION	CUSTOMER SPECIFIC FREQUENCY CONFIGURATION

Recommended Resources

Current Detection Circuit Design Tips

Module constant current port wiring

Simple transistor water level automatic control circuit_1

Vehicle speed control device circuit

Positive regulator with NPN and PNP boost circuit

60MHZ crystal oscillator circuit

About 430 io interrupt and the use of key s2: Very tangled. I wrote a program to scan the on-board button S2, using the interrupt method. But I am confused. (S2 corresponds to the P1.3 pin) In my main program, I clearly set P1.0 to a low level du...; fxk416532131 Microcontroller MCU

Haven't you heard this saying: Use Samsung to learn ARM and use ATMEL to make products?: From EEWORLD cooperation group arm fpga linux embedded 1 (63762526) Group owner: wangkj...; BOSS Test/Measurement

UART3 of STM32F103 does not work properly in smart card mode: I use the smart card mode of STM32's UART3 to connect a smart card, but it doesn't work properly. Specifically, I have to reset the smart card mode every time before reading the smart card, otherwise ...; chinatonglian stm32/stm8

MSP430 uses timer to generate PWM wave with dead zone control: Please help me, I want to use the timer of msp430g2553 to write a PWM wave with dead zone output, and can also adjust the frequency (above 300K) and duty cycle. Although I wrote it myself, it is not i...; FChaos Microcontroller MCU

Can someone send me a copy of the code for the practice course in the CD of "Embedded System Development and Application Experimental Tutorial (2nd Edition)"? I'd be very grateful! I went to the bookstore to buy it but it's sold out.: As mentioned...; shering Embedded System

Find the working principle of class AB complementary symmetric circuit: Circuit diagram: I don't understand this circuit. Can someone explain the principle? The following is my own analysis of this circuit. Please correct me. When ui=0, D1 and D2 generate a forward bias v...; z6b Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components