EEWORLDEEWORLDEEWORLD

Part Number

Search

0603N1R0C101LT

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 25% +Tol, 25% -Tol, NP0, -/+30ppm/Cel TC, 0.000001uF, 0603
CategoryPassive components    capacitor   
File Size505KB,11 Pages
ManufacturerWalsin Technology Corporation
Environmental Compliance
Download Datasheet Parametric View All

0603N1R0C101LT Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 25% +Tol, 25% -Tol, NP0, -/+30ppm/Cel TC, 0.000001uF, 0603

0603N1R0C101LT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerWalsin Technology Corporation
package instruction, 0603
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.000001 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high0.8 mm
JESD-609 codee3
length1.6 mm
Manufacturer's serial number0603(N,100V,LT10)
multi-layerYes
negative tolerance25%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance25%
Rated (DC) voltage (URdc)100 V
series0603(N,100V,LT10)
size code0603
Temperature characteristic codeNP0
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width0.8 mm
MULTILAYER CERAMIC CAPACITORS
General Purpose Capacitors
APPROVAL SHEET 
MULTILAYER CERAMIC CAPACITORS 
General Purpose Series (10V to 100V) 
0402 to 1812 Sizes 
NP0, X7R & Y5V Dielectrics 
RoHS Compliance 
CUSTOMER:
APPROVAL NO.:
ISSUE DATE:
APPROVED BY:
Hank Chiang
CUSTOMER APPROVAL: 
1. DESCRIPTION
WALSIN TECHNOLOGY CORPORATION
566-1,Kao-Shi Road, 5 Lin, Yang-Mei, Tao-Yuan, Taiwan
www.passivecomponent.com
00-T-001B-DS_GP
Revision B
1/11
DEC,25,2006
Using SRAM to simulate dual-port RAM in data acquisition system
Using SRAM to simulate dual-port RAM in data acquisition system...
zzzzer16 Test/Measurement
Has anyone done AD conversion on FPGA?
[font=宋体]I am using AD0804 and wrote the state machine program according to the timing diagram, but the digital tube can't display normally. The numbers either jump or stay at a value. I let it conver...
eeleader FPGA/CPLD
WEBENCH is used in automotive electronics design tools!
[align=left]By Surinder Singh[/color][/url][/align][align=left]When I flew into Fort Myer, Florida, last week, there was a display of classic Ford cars. The nearly 100-year-old Fords on display in the...
qwqwqw2088 Analogue and Mixed Signal
SOCFPGA underlying FPGA data acquisition architecture diagram
[i=s]This post was last edited by yupc123 on 2016-1-18 10:14[/i] SOCFPGA underlying fpga data acquisition architecture diagram, integrating frequency division, level trigger, edge trigger and other fu...
yupc123 FPGA/CPLD
Dear bachelors, do you cook your dinner yourself or eat out?
As the title says, I graduated from college this year and started working. I always felt that eating was a big problem, and it was more comfortable to cook for myself, but after a while I found that i...
lingking Talking
A binary to BCD conversion problem, please analyze it
Convert a binary to BCD code, using the data captured by the logic analyzer, the maximum input data is 189975, and after adding 60000, the maximum is 249975. Usually, this data is constantly changing,...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2915  632  1595  138  2896  59  13  33  3  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号