EEWORLDEEWORLDEEWORLD

Part Number

Search

UT54ACTS165-PVXR

Description
Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, DIP-16
Categorylogic    logic   
File Size95KB,6 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

UT54ACTS165-PVXR Overview

Parallel In Serial Out, ACT Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDIP16, DIP-16

UT54ACTS165-PVXR Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts16
Reach Compliance Codeunknow
Other featuresCLOCK INHIBIT
Counting directionRIGHT
seriesACT
JESD-30 codeR-CDIP-T16
length19.05 mm
Logic integrated circuit typePARALLEL IN SERIAL OUT
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax71 MHz
UT54ACS165/UT54ACTS165
Radiation-Hardened
8-Bit Parallel Shift Registers
FEATURES
Complementary outputs
Direct overriding load (data) inputs
Gated clock inputs
Parallel-to-serial data conversions
radiation-hardened CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
DESCRIPTION
The UT54ACS165 and the UT54ACTS165 are 8-bit serial shift regis-
ters that, when clocked, shift the data toward serial output Q
H
. Parallel-
in access to each stage is provided by eight individual data inputs that
are enabled by a low level at the SH/LD input. The devices feature a
clock inhibit function and a complemented serial output Q
H
.
Clocking is accomplished by a low-to-high transition of the CLK input
while SH/LD is held high and CLK INH is held low. The functions of
the CLK and CLK INH (clock inhibit) inputs are interchangeable.
Since a low CLK input and a low-to-high transition of CLK INH will
also accomplish clocking, CLK INH should be changed to the high
level only while the CLK input is high. Parallel loading is disabled
when SH/LD is held high. Parallel inputs to the registers are enabled
while SH/LD is low independently of the levels of CLK, CLK INH or
SER inputs.
The devices are characterized over full military temperature range of
-55 C to +125 C.
PINOUTS
16-Pin DIP
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
16-Lead Flatpack
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
LOGIC SYMBOL
(1)
SH/LD
(15)
CLK INH
(2)
CLK
(10)
SER
(11)
A
(12)
B
(13)
C
(14)
D
(3)
E
(4)
F
(5)
G
(6)
H
SRG8
C1 (LOAD)
1
C2/
FUNCTION TABLE
INPUTS
SH/ CLK CLK SER PARALLEL
LD INH
A ... H
INTERNAL OUTPUTS
OUTPUTS
Q
A
Q
B
Q
H
Q
H
h
2D
1D
1D
L
H
H
H
H
X
L
L
L
H
X
L
X
X
H
L
a ... h
X
X
X
X
a
Q
A
H
L
Q
A
b
Q
B
Q
A
Q
A
Q
B
h
Q
H
Q
G
Q
G
Q
H
Q
H
Q
G
Q
G
Q
H
X
X
1D
(9)
Q
(7)
H
Q
H
Note:
1. Q
n
= The state of the referenced output one setup time prior to the Low-to-
High clock transition.
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
113
RadHard MSI Logic
There is a GPS vehicle-mounted device that needs a part-time technician in Beijing
There is a GSM+GPS vehicle-mounted device that needs a part-time technician in Beijing. The requirement is that the product can be completed independently. Only serious applicants are welcome. Mobile:...
lingr Embedded System
I want to do a data acquisition and USB transmission experiment
It only needs to collect external voltage, use internal A/D, and transfer data to the computer through Debug and USB. Is there any master who can do it, or has done it before?...
13006178896 Microcontroller MCU
Help with NMOS reverse connection protection
Hello everyone, is there any expert who uses NMOS for power supply + extremely anti-reverse connection? The gate pin uses a charge pump to provide control voltage. I think it should be feasible in the...
我是cl Automotive Electronics
STTOOLSET cannot be installed!
STTOOLSET.EXE I have tried downloading it using the tool or using Save As, but the error message is still as follows. It's strange. Is it because WIN7 doesn't support it? Can anyone tell me?Download (...
anylzer stm32/stm8
EVC font problem
I would like to ask whether the EVC font library uses unicode, Windows standard font library or other aspects. Has anyone done this before? Please help me guide...
swim Embedded System
EE_FPGA V2.0 after taking a bath
First of all, thank you xieqiang for your hard work!After bathing:Before bathing:...
chenzhufly FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1383  1154  2916  46  2225  28  24  59  1  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号