B37872A1103K070 datasheet, PDF

Datasheet> All Categories > Passive components> capacitor> B37872A1103K070

B37872A1103K070: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 100V, X7R, 0.01uF, SURFACE MOUNT, 1206, CHIP; CategoryPassive components capacitor; File Size186KB，29 Pages; ManufacturerEPCOS (TDK)

Download Datasheet Parametric View All

B37872A1103K070 Overview

CAPACITOR, CERAMIC, MULTILAYER, 100V, X7R, 0.01uF, SURFACE MOUNT, 1206, CHIP

B37872A1103K070 Parametric

Parameter Name	Attribute value
Maker	EPCOS (TDK)
package instruction	, 1206
Reach Compliance Code	unknow
ECCN code	EAR99
capacitance	0.01 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Manufacturer's serial number	B37872
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, CARDBOARD, 13 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	100 V
size code	1206
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	NICKEL
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

Multilayer ceramic capacitors

Chip capacitors, Advanced series, C0G and X7R

Date:

October 2006

Data Sheet

EPCOS AG 2006. Reproduction, publication and dissemination of this data sheet and the

information contained therein without EPCOS’ prior express consent is prohibited.

Multilayer ceramic capacitors

Advanced series

General

Criteria for high reliability

Chip

For both OEMs and component manufacturers, high reliability is assured by consistent process

control. If it is assumed that the component manufacturer supplies a defect-free product, then fur-

ther correct processing by the customer forms the basis for perfect operation of the components

and thus the entire application. So the precondition for high quality is not exclusively a particular

“intermediate product“ (such as the ceramic capacitor) but rather the process control along the

entire production chain up to its end point. This requires a high degree of mutual process under-

standing between the various partners (e.g. component manufacturer and placement operator) and

the formulation of joint quality guidelines.

AEC-Q200 is a standard for quality requirements on components in various technologies. In view

of its general character, AEC-Q200 does not apply to every component to the same extent and thus

defines a minimum requirement on quality. AEC-Q200 stipulates the observance of limits that can

be checked by means of a good/bad decision. It therefore permits a qualitative statement but not a

quantitative one. However, it is precisely the latter that is important if we wish to approach “zero

defects”. So process control moves to center stage and becomes the decisive element for ensuring

and continuously improving the maximum possible reliability.

EPCOS has implemented this paradigm change and thus laid the foundation for a zero defect strat-

egy. This concept is integrated in the “ppb level assurance system“ and is particularly realized and

continuously developed further in the Advanced series.

The requirements made on the Advanced series exceed those of AEC-Q200. The criteria are clearly

oriented to the aim of achieving “zero defects”. An important precondition for high component reli-

ability is the production of the ceramic powder at our own plant. Only by knowing all the inter-

relationships and effects from the raw material to the completed component can the self-imposed

quality criteria actually be implemented in all production steps. EPCOS has been developing and

manufacturing its own ceramic powder for ceramic capacitors for many years so that the component

quality can be assured from the first step of manufacture.

ppb level assurance system

The precondition for reliability at ppb level is, apart from process knowledge, a high degree of pro-

cess control. To achieve this, the entire production process is subdivided systematically into sub-

processes that are continuously checked with static methods on the basis of quantifiable parame-

ters. These analysis methods are used by EPCOS within the scope of the Advanced series for all

production steps from ceramic powder production and component design up to the 100% electrical

testing.

Please read

Cautions and warnings

and

Important notes

at the end of this document.

10/06

Recommended Resources

Household small TV transmitter circuit diagram

Insulation withstand voltage detector circuit

Voltage-current conversion circuit

Bidirectional thyristor dimming circuit diagram

LA1186N power amplifier circuit

User experience - using Renesas MCU to realize LED display module control: [align=left]Software Program I chose to write a program to control a LED display module, because these are the displays I face every day, and the materials are ready-made, so I don't have to draw the ...; cxzs1234 Renesas Electronics MCUs

Request LPC11xx IAR startup file: I want to port the LPC1114 project under keil mdk to IAR for ARM. It has become a semi-finished product. When debugging the project under keil, you can reset the MCU in the IDE and then run it from th...; bdwzz NXP MCU

About GX.DLL: The customer asked us to provide GX.DLL support for our platform, which is Telechips 7901+wince 5.0. We have never done this before, and we found some gx.dll on the Internet, but none of them are suit...; lxg69 Embedded System

Do you want to work in embedded system at Huawei?: A newly established department at Huawei. Mainly engaged in embedded systems. Can make internal recommendations. Urgent need. Requirements: Bachelor degree with more than two years of work experience,...; JasonYoo Recruitment

Circuit-level electrostatic protection design techniques and ESD protection methods: The research on electrostatic discharge (ESD) theory is quite mature. In order to simulate and analyze electrostatic events, many electrostatic discharge models have been designed by predecessors. Com...; okhxyyo PCB Design

4200 Pulsed IV Measurement CMOS Transistor System Configuration: The 4200- PIV [1] package adds 2 cards in the higher numbered slots of the 4200- SCS [2] mainframe , as shown in Figure 2. In addition, the Pulse IV interconnects are also shown in Figures 2 and 3 .Fi...; Jack_ma Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components