EEWORLDEEWORLDEEWORLD

Part Number

Search

HI-8591PDF

Description
Line Receiver, 1 Func, 1 Rcvr, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size87KB,7 Pages
ManufacturerHolt Integrated Circuits
Websitehttp://www.holtic.com/
Environmental Compliance
Download Datasheet Parametric View All

HI-8591PDF Overview

Line Receiver, 1 Func, 1 Rcvr, PDIP8, ROHS COMPLIANT, PLASTIC, DIP-8

HI-8591PDF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerHolt Integrated Circuits
package instructionDIP,
Reach Compliance Codecompli
ECCN codeEAR99
Other featuresBURN IN, ALSO OPERATES AT 5V SUPPLY
Input propertiesDIFFERENTIAL SCHMITT TRIGGER
Interface integrated circuit typeLINE RECEIVER
Interface standardsARINC 429
JESD-30 codeR-PDIP-T8
JESD-609 codee3
length9.779 mm
Number of functions1
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum receive delay1000 ns
Number of receiver bits1
Maximum seat height4.699 mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountNO
Temperature levelMILITARY
Terminal surfaceMATTE TIN
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
HI-8591
March 2007
ARINC 429
Line Receiver
PIN CONFIGURATIONS
VCC - 1
TESTA - 2
RINB - 3
RINA - 4
8 - TESTB
7 - ROUTB
6 - ROUTA
5 - GND
DESCRIPTION
The HI-8591 is an ARINC 429 bus interface receiver
designed to operate from a single 3.3 V or 5 V supply. The
part is designed with high-impedance inputs to minimize
bus loading, and has an exceptional input common-mode
performance in excess of +/- 30V, making it immune to
ground offsets around the aircraft. The RINA and RINB
inputs of the standard HI-8591 may be connected directly
to the ARINC 429 bus. To enable external lightning protec-
tion circuitry to be added, the HI-8591-40 variant is avail-
able. The HI-8591-40 requires only the addition of external
40 K
W
, ¼ watt resistors in series with RINA and RINB to
allow the part to meet the lightning protection requirements
of DO-160D level 3.
The typical 10 volt differential ARINC 429 signal is trans-
lated and input to a window comparator and latch. The
comparator levels are set just below the standard 6.5 volt
minimum ARINC data threshold and just above the stan-
dard 2.5 volt maximum ARINC null threshold.
The TESTA and TESTB inputs bypass the analog inputs for
testing purposes. Also if TESTA and TESTB are both taken
high, the digital outputs are forced to zero.
See Holt Application Note AN-300 for more information on
lightning protection.
HI-8591PSI, HI-8591PST & HI-8591PSM
HI-8591PSI-40, HI-8591PST-40 & HI-8591PSM-40
8 - PIN PLASTIC NARROW BODY SOIC
NC
VCC
TESTB
NC
TESTA
RINB
RINA
NC
1
2
3
4
16
15
14
13
12
11
10
9
ROUTB
NC
ROUTA
NC
HI-8591PCI, HI-8591PCT, HI-8591PCI-40 & HI-8591PCT-40
16- pin 4mm x 4mm Chip-scale package
SUPPLY VOLTAGES
vcc
= 3.3V ± 10%, 5.0V ± 10%
FEATURES
!
!
!
!
!
!
!
FUNCTION TABLE
RINA
-1.25V to 1.25V
-3.25V to -6.5V
3.25V to 6.5V
X
X
RINB
-1.25V to 1.25V
3.25V to 6.5V
-3.25V to -6.5V
X
X
X
TESTA
0
0
0
0
1
1
TESTB
0
0
0
1
0
1
ROUTA ROUTB
0
0
1
0
1
0
0
1
0
1
0
0
ARINC 429 line receiver interface in a
small outline package
3.3V single rail supply voltage
+/-30 V common-mode performance
>140 KOhm input impedance
Lightning protection simplified with the
ability to add 40 KOhm external series
resistors
Receiver input hysteresis at least 2 volt
Test inputs bypass analog inputs and
force digital outputs to a one, zero or
null state
X
PIN DESCRIPTION TABLE
SYMBOL
VCC
TESTA
RINB
RINA
GND
ROUTA
ROUTB
TESTB
FUNCTION
SUPPLY
LOGIC INPUT
ARINC INPUT
ARINC INPUT
POWER
LOGIC OUTPUT
LOGIC OUTPUT
LOGIC INPUT
DESCRIPTION
3.3V or 5V SUPPLY
CMOS
RECEIVER B INPUT
RECEIVER A INPUT
GROUND
RECEIVER CMOS OUTPUT A
RECEIVER CMOS OUTPUT B
CMOS
(DS8591, Rev. E)
HOLT INTEGRATED CIRCUITS
www.holtic.com
NC
GND
NC
NC
5
6
7
8
03/07
Huawei Logic Level Design Specification Textbook
Huawei Logic Level Design Specification Textbook...
guoxiao69 Analog electronics
Xilinx Spartan-6 LX9 Microblaze Trial Experience
Fortunately, I got the opportunity to try Xilinx Spartan-6 LX9 Microblaze. Thanks to EE and the administrator. I had some contact with Altera before and this was my first contact with Xilinx, learning...
常见泽1 FPGA/CPLD
EEWORLD University----Atmega16-Digital Tube Dynamic Display-GuavaStudio_SD
Atmega16-Digital Tube Dynamic Display-GuavaStudio_SD : https://training.eeworld.com.cn/course/3797...
tiankai001 MCU
A brief discussion on several application solutions of GPRS
1. Overview With the rapid development of communication technology, people have put forward higher requirements for the services provided by mobile networks. GPRS (General Packet Radio Service) is a w...
成都亿佰特 RF/Wirelessly
When will you remember to do software testing well?
[i=s]This post was last edited by Xin Xin on 2015-3-17 01:18[/i] [b][size=4][b]Why do we need software testing? [/b][/size][size=14px]The most straightforward explanation is [/size][/b]However, a lot ...
辛昕 Programming Basics
Analog Dialogue - ADI New Product Catalog Part 1
Analog Dialogue - ADI New Product Catalog Part 1...
youzizhile ADI Reference Circuit

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1550  2135  1965  2583  2122  32  43  40  53  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号