302S43N390JF6U datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> 302S43N390JF6U

302S43N390JF6U: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 3000V, C0G, 0.000039uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT; CategoryPassive components capacitor; File Size138KB，2 Pages; ManufacturerJohanson Dielectrics; Environmental Compliance

Download Datasheet Parametric View All

302S43N390JF6U Overview

CAPACITOR, CERAMIC, MULTILAYER, 3000V, C0G, 0.000039uF, SURFACE MOUNT, 1812, CHIP, ROHS COMPLIANT

302S43N390JF6U Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Johanson Dielectrics
package instruction	, 1812
Reach Compliance Code	compli
ECCN code	EAR99
capacitance	0.000039 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
JESD-609 code	e3
Manufacturer's serial number	302S43
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR, EMBOSSED, 13 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	3000 V
size code	1812
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND

Preview

Download Datasheet

View All

IGH

OLTAGE

URFACE

OUNT

MLCC

250 - 6,000 VDC

These high voltage capacitors feature a special internal

electrode design which reduces voltage concentrations by

distributing voltage gradients throughout the entire capacitor.

This unique design also affords increased capacitance values

in a given case size and voltage rating. The capacitors are

designed and manufactured to the general requirement of

EIA198 and are subjected to a 100% electrical testing making

them well suited for a wide variety of telecommunication,

commercial, and industrial applications.

PPLICATIONS

• Analog & Digital Modems

• Lighting Ballast Circuits

• DC-DC Converters

• LAN/WAN Interface

• Voltage Multipliers

• Back-lighting Inverters

NOW AVAILABLE

with Polyterm

soft termination option for

demanding environments & processes. Visit our website for full details.

ASE

IZE

JDI /EIA

Inches

E/B

.080 ±.010

.050 ±.010

.055 Max.

.020 ±.010

.125 ±.010

.062 ±.010

.067 Max.

.020 ±.010

(mm)

(2.03 ±.25)

(1.27 ±.25)

(1.40)

(0.51±.25)

(3.17 ±.25)

(1.57 ±.25)

(1.70)

(0.51±.25)

Rated

Voltage

250

500

630

1000

250

500

630

1000

2000

3000

250

500

630

1000

2000

3000

500

630

1000

2000

3000

4000

5000

6000

VDC

APACITANCE

ELECTION

NPO Dielectric

Minimum

Maximum

1.0

680

560

390

1500

1200

1000

220

3900

2700

1800

560

220

4700

3300

2200

820

470

180

X7R Dielectric

Minimum

Maximum

1000

100

1000

100

1000

100

1000

100

0.022

0.010

6800

4700

0.068

0.047

0.027

0.018

4700

1000

0.220

0.100

0.056

0.047

3900

2700

0.100

0.068

0.047

8200

3900

2200

1000

100

µF

R15/0805

R18/1206

S41/1210

E/B

.125 ±.010

.095 ±.010

.080 Max.

.020 ±.010

(3.18 ±.25)

(2.41 ±.25)

(2.03)

(0.51±.25)

R29/1808

E/B

.189 ±.010

.080 ±.010

.085 Max.

.020 ±.010

(4.80 ±.25)

(2.03 ±.25)

(2.16)

(0.51±.25)

Available cap. values include these significant retma values and their multiples: 1.0 1.2 1.5 1.8 2.2 2.7 3.3 3.9 4.7 5.6 6.8 8.2

( 1.0 = 1.0, 10, 100, 1000, etc.) Consult factory for non-retma values and sizes or voltages not shown.

www.johanson dielectrics.com

Recommended Resources

The difference between PWM and PFM of power supply

Delay lamp circuit using application specific integrated circuit

Laser beam fully automatic door and window control circuit

Application circuit diagram of SG3525A single-ended output stage

PID amplifier circuit

555 call limited time circuit

Let's talk about the factors to consider when making PCB: What factors should be considered before and after making PCB? Let's talk about it together...; 爱你珠珠 PCB Design

【Free Gift】Software Collection See Who Wants It: I have "Virtual Electronic Laboratory 10.0" (NI.Multisim 10.0) V10.0 Chinese cracked version [compressed package], photoshopcs5, Altium Designer, quartus2, Adobe Flash CS4, Flash8-chs, Proteus 7.5, Ke...; gxlfc1314 51mcu

How to determine the partition size of NAND Flash: I use Samsung K9F1G08, 128M, and now it is divided into 2 blocks. The front block is used to store EBoot, NK and other things, and the back block can be seen after the system starts up, and can also b...; ml700 Embedded System

Samsung in the Eyes of a Chinese Engineer: It is rare to see such a realistic article about Samsung from the perspective of a Chinese engineer! It is rare to see such a realistic article about Samsung from the perspective of a Chinese engineer...; 白丁 Talking

Find PID algorithm: [i=s]This post was last edited by dontium on 2015-1-23 11:38[/i] Hello masters, I need a 430 program to control the motor with PID!!!...; 死亡者海洋 Analogue and Mixed Signal

I have a circuit design question: Why does the signal have to pass through the NAND gate before reaching the destination (AND with the high level, equivalent to no change); is there any harm in passing it directly?...; yangxf1217 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components