EEWORLDEEWORLDEEWORLD

Part Number

Search

8060Y2000825JBC

Description
Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, BX, -/+15ppm/Cel TC, 8.2uF, 8060,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

8060Y2000825JBC Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, BX, -/+15ppm/Cel TC, 8.2uF, 8060,

8060Y2000825JBC Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerKnowles
package instruction, 8060
Reach Compliance Codecompli
capacitance8.2 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee3
length20.3 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk Cassette
positive tolerance5%
Rated (DC) voltage (URdc)200 V
series8060(200/250,BX)
size code8060
Temperature characteristic codeBX
Temperature Coefficient-/+15ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width15.24 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
AM5708 DSP-side waveform simulation
# AM5708 DSP waveform simulation ** Table of Contents ** [TOCM] [TOC] ## 1. Simulation project creation Open CCS and create a new project:Then write the waveform generation file in the main.c file.```...
bqgup Creative Market
430ADC12 error is too large! !
My 430ADC12 can only read accurately when the data is just downloaded. When I turn it on for the second time to read it, the error is very large. 2.6v is read as 3v. Which master knows the reason?...
WEINILUO Microcontroller MCU
●The first choice for getting started with embedded Linux, practical project experience!
Do you want to enter the high-paying embedded field, but feel you don't know where to start? Are you moving forward slowly and laboriously while reading books, looking up information, and asking quest...
rcp2003 Linux and Android
Please help! The design of the sound positioning system! It would be better if there is a paper (with pictures attached) Thank you all for your help! I need it urgently!
[i=s]This post was last edited by paulhyde on 2014-9-15 09:09[/i] If you have any, please send them to my email address [email=buqingyu8248178@yahoo.com.cn]buqingyu8248178@yahoo.com.cn[/email] Thank y...
06990211 Electronics Design Contest
Progress report post on June 4, corrected several issues in the schematic diagram
After checking for ten minutes, I found three errors. It might be because the design was too hasty, so I made some modifications. 1. The P0 port of the microcontroller has no internal pull-up resistor...
莫恩 DIY/Open Source Hardware
[FPGA Design Tips] The Key to Synchronous Design
The key to synchronous design can be seen from the following two circuits The first figure: the circuit structure of synchronous design:The corresponding VHDL program can be expressed as follows:signa...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 261  2308  519  1625  1782  6  47  11  33  36 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号