EEWORLDEEWORLDEEWORLD

Part Number

Search

TC514102AJ-60

Description
4,194,304 x 1 BIT DYNAMIC RAM
Categorystorage    storage   
File Size608KB,20 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Download Datasheet Parametric Compare View All

TC514102AJ-60 Overview

4,194,304 x 1 BIT DYNAMIC RAM

TC514102AJ-60 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerToshiba Semiconductor
Parts packaging codeSOJ
package instructionSOJ,
Contacts20
Reach Compliance Codeunknow
ECCN codeEAR99
access modeSTATIC COLUMN
Maximum access time60 ns
Other featuresRAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH
JESD-30 codeR-PDSO-J20
JESD-609 codee0
length17.15 mm
memory density4194304 bi
Memory IC TypeSTATIC COLUMN DRAM
memory width1
Number of functions1
Number of ports1
Number of terminals20
word count4194304 words
character code4000000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize4MX1
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
refresh cycle1024
Maximum seat height3.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width8.89 mm

TC514102AJ-60 Related Products

TC514102AJ-60 TC514102AP-60 TC514102AZ-60 TC514102ASJ-60 TC514102AP
Description 4,194,304 x 1 BIT DYNAMIC RAM 4,194,304 x 1 BIT DYNAMIC RAM 4,194,304 x 1 BIT DYNAMIC RAM 4,194,304 x 1 BIT DYNAMIC RAM 4,194,304 x 1 BIT DYNAMIC RAM
Is it lead-free? Contains lead Contains lead Contains lead Contains lead -
Is it Rohs certified? incompatible incompatible incompatible incompatible -
Maker Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor Toshiba Semiconductor -
Parts packaging code SOJ DIP ZIP SOJ -
package instruction SOJ, DIP, ZIP, SOJ, -
Contacts 20 18 20 20 -
Reach Compliance Code unknow unknow unknow unknow -
ECCN code EAR99 EAR99 EAR99 EAR99 -
access mode STATIC COLUMN STATIC COLUMN STATIC COLUMN STATIC COLUMN -
Maximum access time 60 ns 60 ns 60 ns 60 ns -
Other features RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH RAS ONLY/CAS BEFORE RAS/HIDDEN REFRESH -
JESD-30 code R-PDSO-J20 R-PDIP-T18 R-PZIP-T20 R-PDSO-J20 -
JESD-609 code e0 e0 e0 e0 -
length 17.15 mm 22 mm 25.8 mm 17.15 mm -
memory density 4194304 bi 4194304 bi 4194304 bi 4194304 bi -
Memory IC Type STATIC COLUMN DRAM STATIC COLUMN DRAM STATIC COLUMN DRAM STATIC COLUMN DRAM -
memory width 1 1 1 1 -
Number of functions 1 1 1 1 -
Number of ports 1 1 1 1 -
Number of terminals 20 18 20 20 -
word count 4194304 words 4194304 words 4194304 words 4194304 words -
character code 4000000 4000000 4000000 4000000 -
Operating mode ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS ASYNCHRONOUS -
Maximum operating temperature 70 °C 70 °C 70 °C 70 °C -
organize 4MX1 4MX1 4MX1 4MX1 -
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOJ DIP ZIP SOJ -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE IN-LINE IN-LINE SMALL OUTLINE -
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
Certification status Not Qualified Not Qualified Not Qualified Not Qualified -
refresh cycle 1024 1024 1024 1024 -
Maximum seat height 3.75 mm 4.4 mm 10.16 mm 3.75 mm -
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V -
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V -
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V -
surface mount YES NO NO YES -
technology CMOS CMOS CMOS CMOS -
Temperature level COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL -
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) -
Terminal form J BEND THROUGH-HOLE THROUGH-HOLE J BEND -
Terminal pitch 1.27 mm 2.54 mm 1.27 mm 1.27 mm -
Terminal location DUAL DUAL ZIG-ZAG DUAL -
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED -
width 8.89 mm 7.62 mm - 7.7 mm -
What is the difference between CoordinatorEB and CoordinatorEB-Pro in zigbee?
Is there any great God who can help me answer this question? Thank you!!...
Antonio_0827 RF/Wirelessly
Does iar for avr have a built-in delay function?
Does iar for avr have a built-in delay function?...
hnnyhgm Embedded System
E-LINK software implementation issues
I would like to ask: Does anyone know the specific implementation of E-LINK software? How is e-link programmed?...
lixin811013 Embedded System
C2000 Delfino MCU F28379D LaunchPad Development Kit
The C2000 Delfino MCU LaunchPad Development Kit is an affordable evaluation platform that provides designers with a low-cost development kit for high-performance digital control applications. This too...
Jacktang Microcontroller MCU
Design of breathing light based on FPGA
...
至芯科技FPGA大牛 FPGA/CPLD
Parasitic inductance of PCB through-holes (vias)
Parasitic inductance of PCB through-holes (vias) For digital circuit designers, the inductance of vias is more important than the capacitance. Every via has a parasitic series inductance. Because the ...
毛承玲 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2236  2563  623  61  429  46  52  13  2  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号