2133C200M0000FAK datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 2133C200M0000FAK

2133C200M0000FAK: DescriptionLVDS Output Clock Oscillator, 200MHz Nom, FLATPACK, 24 PIN; CategoryPassive components oscillator; File Size788KB，23 Pages; ManufacturerMicrosemi; Websitehttps://www.microsemi.com

Download Datasheet Parametric View All

2133C200M0000FAK Overview

LVDS Output Clock Oscillator, 200MHz Nom, FLATPACK, 24 PIN

2133C200M0000FAK Parametric

Parameter Name	Attribute value
Maker	Microsemi
package instruction	FLATPACK, 24 PIN
Reach Compliance Code	compli
maximum descent time	0.6 ns
Frequency Adjustment - Mechanical	NO
frequency stability	2%
Installation features	SURFACE MOUNT
Nominal operating frequency	200 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	LVDS
physical size	35.56mm x 25.91mm x 7.62mm
longest rise time	0.6 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	60/40 %

2133C200M0000FAK Preview

REV

DESCRIPTION

CO-28900

DATE

3/26/18

PREP

DF/SM

APPD

Specification, Hybrid TCXO

For

MOUNT HOLLY SPRINGS, PA 17065

THE RECORD OF APPROVAL FOR THIS

DOCUMENT IS MAINTAINED ELECTRONICALLY

WITHIN THE ERP SYSTEM

Hi-Rel Standard, LVDS Output

CODE IDENT NO

SIZE

DWG. NO.

REV

00136

DOC207139

UNSPECIFIED TOLERANCES: N/A

SHEET 1 0F 23

1.1

SCOPE

General. This specification defines the design, assembly and functional evaluation of high

reliability, hybrid TCXOs produced by Vectron International. Devices delivered to this

specification represent the standardized Parts, Materials and Processes (PMP) Program

developed, implemented and certified for advanced applications and extended environments.

Applications Overview. The designs represented by these products were primarily developed

for the MIL-Aerospace community. The lesser Design Pedigrees and Screening Options

imbedded within DOC207139 bridge the gap between Space and COTS hardware by providing

custom hardware with measures of mechanical, assembly and reliability assurance needed for

Military, Ruggedized COTS or Commercial environments.

1.2

2.1

APPLICABLE DOCUMENTS

Specifications and Standards. The following specifications and standards form a part of this

document to the extent specified herein. The issue currently in effect on the date of quotation

will be the product baseline, unless otherwise specified. In the event of conflict between the

texts of any references cited herein, the text of this document shall take precedence.

Military

MIL-PRF-55310

MIL-PRF-38534

Standards

MIL-STD-202

MIL-STD-883

Oscillators, Crystal Controlled, General Specification For

Hybrid Microcircuits, General Specification For

Test Method Standard, Electronic and Electrical Component Parts

Test Methods and Procedures for Microelectronics

Vectron International

QSP-90100

DOC007131

DOC203982

QSP-91502

3.1

Quality Systems Manual, Vectron International

Identification Common Documents, Materials and Processes, Hi-Rel XO

DPA Specification

Procedure for Electrostatic Discharge Precautions

GENERAL REQUIREMENTS

Classification. All devices delivered to this specification are of hybrid technology conforming

to Type 3, Class 2 of MIL-PRF-55310. Devices carry a Class 1C ESDS classification per

MIL-PRF-38534 and are marked with a single equilateral triangle at pin 1 per MIL-PRF-

55310.

Item Identification. Unique Model Number Series’ are utilized to identify device package

configurations as listed in Table 1.

UNSPECIFIED TOLERANCES

3.2

SIZE

CODE IDENT NO.

DWG NO.

REV.

SHEET

00136

N/A

DOC207139

3.3

Absolute Maximum Ratings.

a. Supply Voltage Range (V

b. Storage Temperature Range (T

STG

c. Junction Temperature (T

d. Lead Temperature (soldering, 10 seconds):

e. Weight

-0.3Vdc to +4.0Vdc

-65°C to +125°C

+150C

+300°C

25 grams

3.4

3.4.1

Design, Parts, Materials and Processes, Assembly, Inspection and Test.

Design. The ruggedized designs implemented for these devices are proven in military and

space applications under extreme environments. All designs utilize a 4-point crystal mount.

For radiation characteristics, see paragraph 4.1.3. For all Class S and Class B products,

components meet the Element Evaluation requirements of MIL-PRF-55310, Appendix B and

MIL-PRF-38534, Appendix C. If Design Pedigree Code “E” is chosen, Enhanced Element

Evaluation per Appendix A herein will be performed.

3.4.1.1 Design and Configuration Stability. Barring changes to improve performance by reselecting

passive chip component values to offset component tolerances, there will not be fundamental

changes to the design or assembly or parts, materials and processes after first product delivery

of that item without written approval from the procuring activity.

3.4.1.2 Environmental Integrity. Designs have passed the environmental qualification levels of MIL-

PRF-55310. These designs have also passed extended dynamic levels of at least:

a. Sine Vibration: MIL-STD-202, Method 204, Condition G (30g pk.)

b. Random Vibration: MIL-STD-202, Method 214, Condition II-J (43.92g rms, three

minute duration in each of three mutually perpendicular directions)

c. Mechanical Shock: MIL-STD-202, Method 213, Condition F (1500g, 0.5ms)

3.4.2

Prohibited Parts, Materials and Processes. The items listed are prohibited for use in high

reliability devices produced to this specification.

a. Gold metallization of package elements without a barrier metal.

b. Zinc chromate as a finish.

c. Cadmium, zinc, or pure tin external or internal to the device.

d. Plastic encapsulated semiconductor devices.

e. Ultrasonically cleaned electronic parts.

f. Heterojunction Bipolar Transistor (HBT) technology.

Assembly. Manufacturing utilizes standardized procedures, processes and verification

methods to produce MIL-PRF-55310 Class S / MIL-PRF-38534 Class K equivalent devices.

MIL-PRF-38534 Group B Option 1 in-line inspection is included on levels E and R per

paragraph 7.1 to further verify lot pedigree. Traceability of all components and production lots

are in accordance with MIL-PRF-38534, as a minimum. Tabulated records are provided as a

part of the deliverable data package. Devices are handled in accordance with Vectron

document QSP-91502 (Procedure for Electrostatic Discharge Precautions).

3.4.3

SIZE

CODE IDENT NO.

UNSPECIFIED TOLERANCES

DWG NO.

REV.

SHEET

00136

N/A

DOC207139

3.4.4

Inspection. The inspection requirements of MIL-PRF-55310 apply to all devices delivered to

this document. Inspection conditions and standards are documented in accordance with the

Quality Assurance, ISO-9001 derived system of QSP-90100.

Test. The Screening test matrix of Table 4 is tailored for selectable-combination testing to

eliminate costs associated with the development/maintenance of device-specific documentation

packages while maintaining performance integrity.

Marking. Device marking shall be in accordance with the requirements of MIL-PRF-55310.

Ruggedized COTS Design Implementation. Design Pedigree “D” devices (see ¶ 5.2) use the

same robust designs as the other device pedigrees. They do not include the provisions of

traceability or the Class-qualified componentry noted in paragraphs 3.4.3 and 4.1.

DETAIL REQUIREMENTS

Components

Crystals. Cultured quartz crystal resonators are used to provide the selected frequency for the

devices. Premium Q swept quartz is standard for all Class S level products because of its

superior radiation tolerance. For Class B level products, swept quartz is optional, as required

by the customer. In accordance with MIL-PRF-55310, the manufacturer has a documented

crystal evaluation program.

Passive Components. Passive components will have the same pedigree as the die specified in

paragraph 7.1.Where possible, for Design Pedigrees ‘E’ & ‘R’, Established Reliability (ER)

failure level R and S passive components are employed. Otherwise, all components comply

with the Element Evaluation requirements of MIL-PRF-38534 or Enhanced Element

Evaluation as specified in Appendix A herein. When used, inductors may be open construction

and may use up to 47 gauge wire.

Class S Active Devices. Active devices are procured from wafer lots that have passed MIL-

PRF-38534 Class K Lot Acceptance Tests for Class S/K devices. Although radiation testing is

not performed at the oscillator level, Design Pedigree Codes E and R versions of this TCXO

are acceptable for use in environments of up to 100krad (Si) total dose as a result of wafer lot

specific RLAT (except varactor diodes) or by analysis of the individual components. The

LVDS microcircuit die is sourced in accordance with Standard Microcircuit Drawing

5962F9865107V9A, Class V (MIL-PRF-38535) qualified device. Varactor diodes are

considered radiation tolerant by design. A copy of the parts list and materials can be provided

for customer review upon request.

3.4.5

3.4.6

3.4.7

4.1

4.1.1

4.1.2

4.1.3

4.1.3.1 Class B Active Devices. When specified, active devices assembled into Pedigree Codes B and

C devices (¶ 5.2a) are procured from wafer lots that have passed MIL-PRF-55310 element

evaluations for Class B devices.

SIZE

CODE IDENT NO.

UNSPECIFIED TOLERANCES

DWG NO.

REV.

SHEET

00136

N/A

DOC207139

4.1.4

Packages. Packages are procured that meet the construction, lead materials and finishes as

specified in MIL-PRF-55310. All leads are Kovar with gold plating over a nickel underplate.

Package lots are evaluated in accordance with the requirements of MIL-PRF-38534 as

applicable.

Traceability and Homogeneity. All design pedigrees except option D have active device lots

that are homogenous and traceable to the manufacturer’s individual wafer. Swept Quartz

Crystals are traceable to the quartz bar and the processing details of the autoclave lot, as

applicable. All other elements and materials are traceable to their manufacturing lots.

Manufacturing lot and date code information shall be recorded, by TCXO serial number, of

every component and all materials used in the manufacture of that TCXO. All semiconductors

used in the manufacture of a given production lot of TCXOs shall be from the same wafer and

have the same manufacturing lot date code. A production lot, as defined by Vectron, is all

oscillators that have been kitted and assembled as a single group. After the initial kitting and

assembly, this production lot may be divided into multiple sublots to facilitate alignment and

test capacity and may be sealed at multiple times within a 13 week window.

Mechanical.

Package Outline. Table 1 links each Hi-Rel Standard Model Number of this specification to a

corresponding package style. Mechanical Outline information of each package style is found

in the referenced Figure. Typical weight for all model numbers is 16 grams.

Thermal Characteristics. Because these TCXOs are multichip hybrid designs, the actual

any one given semiconductor die will vary, but the combined average for all active devices

results in a

of approximately 40°C/W. The typical die temperature rise at any one given

semiconductor is 2°C to 4°C. Under no circumstance will the junction temperature ever

exceed the maximum manufacturer’s rated junction temperature when operated within the

maximum operating temperature range.

Electrical.

Input Power. 3.3 ±5% Vdc operation.

Temperature Range. Operating range is IAW the chosen temperature stability code.

Frequency Tolerance. Temperature stability includes initial accuracy at +25°C (with EFC),

load ±10% and supply ±5%.

All devices include an External Frequency Control (EFC) pin for the purpose of externally

setting each TCXO to its nominal frequency. The EFC shall be accomplished by connecting a

resistor or trimmer potentiometer from that Pin to GND. The EFC resistance adjustment range

is 0Ω or GND to 20KΩ max with Nominal frequency typically occurring in the 7KΩ to 13KΩ

range. Customers will be furnished with the applicable EFC resistor value that can be used to

set each individual device within ±0.2 ppm of nominal frequency at time of shipment.

UNSPECIFIED TOLERANCES

4.1.5

4.2

4.2.1

4.2.2

4.3

4.3.1

4.3.2

4.3.3

4.3.4

SIZE

CODE IDENT NO.

DWG NO.

REV.

SHEET

00136

N/A

DOC207139

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Signal input circuitb

DK-5A, DK-5AD AC power supply control circuit

Production of high-performance active anti-magnetic speakers 02

Password electronic lock control circuit

DC motor follow-up control circuit

845ddr computer motherboard circuit diagram_41

Samsung ARM and NS cooperate to develop power management technology: Samsung ARM and NS cooperate to develop power management technologyhttp://info.china.alibaba.com Time: 2006-06-29 11:15 资讯内容startNational Semiconductor Corporation and ARM announced that Samsung has p...; fighting Power technology

Freescale Dialog DA9053 Power Management Reference Design Based on IMX536 Processor: Freescale's Dialog DA9053 power management reference design based on the IMX536 processor----------Compiled by Mozi Technology (Shanghai) Co., Ltd. In the exhibition area of the 2012 Freescale Technol...; modichina MCU

【Design Tool】EASYPATH-6 FPGA Introduction: EasyPath-6 FPGA is a new product from Xilinx, Inc. (NASDAQ: XLNX) that provides the lowest total cost and lowest risk solution for high-performance FPGAs to enter mass production devices within six we...; GONGHCU FPGA/CPLD

ST BLE online seminar: Principle analysis and application of ST BLE multi-connection technology: In the one-hour webinar, we will introduce ST's latest market application cases based on BLE multi-connection, including successful cases of using BLE multi-connection in electricity meters, cold chai...; lucienkuang ST - Low Power RF

[OpenCV Getting Started Tutorial] Summary: @Lambo[/url] [url=https://bbs.eeworld.com.cn/thread-604954-1-1.html][OpenCV Getting Started Guide] Part 1: Installing OpenCV[/url] [url=https://bbs.eeworld.com.cn/thread-604955-1-1.html][OpenCV Gettin...; okhxyyo Embedded System

Related information on designing filters using FPGA: A batch of papers and materials related to filter design using FPGA are shared with everyone!...; eeleader FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components