EEWORLDEEWORLDEEWORLD

Part Number

Search

UVVJ60S5QNFREQ

Description
PECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, CERAMIC, LEADLESS PACKAGE-6
CategoryPassive components    oscillator   
File Size68KB,2 Pages
ManufacturerMtronPTI
Websitehttp://www.mtronpti.com
Environmental Compliance
Download Datasheet Parametric View All

UVVJ60S5QNFREQ Overview

PECL Output Clock Oscillator, 0.75MHz Min, 800MHz Max, ROHS COMPLIANT, CERAMIC, LEADLESS PACKAGE-6

UVVJ60S5QNFREQ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMtronPTI
Reach Compliance Codeunknow
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time1 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability25%
JESD-609 codee4
linearity15%
Installation featuresSURFACE MOUNT
Maximum operating frequency800 MHz
Minimum operating frequency0.75 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typePECL
Output load50 OHM
physical size7.0mm x 5.0mm x 1.9mm
longest rise time1 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry40/60 %
Terminal surfaceNickel/Gold (Ni/Au)
UVVJ Series
5x7 mm, 3.3 Volt, LVPECL/LVDS, VCXO
Integrated phase jitter of less than 1
ps from 12 kHz to 20 MHz
• Ideal for 10 and 40 Gigabit Ethernet
and Optical Carrier applications
Pin Connections
30
Senior FPGA engineers tell beginners...
...
至芯科技FPGA大牛 FPGA/CPLD
How to transfer files to HyperTerminal via serial port
I want to transfer files between two computers via serial ports. The sender is a program I wrote myself, and the receiver is a hyperterminal. There is no problem using hyperterminals on both machines,...
sunnumone Embedded System
TMS320VC33 BOOT LOADER process
VC33 has a BOOT LAODER on the chip that can load and execute programs from other processors, standard MEMORY (EPROM) or serial port. The loaded programs are placed in the 3 boot areas shown in the fig...
eeleader DSP and ARM Processors
Future fast travel solution, 2-seater magnetic levitation car
This is an exciting future urban transportation solution, a plan for individuals to quickly travel within or between cities, a bit like a science fiction movie. A magnetic levitation rail network SkyT...
xyh_521 Creative Market
Quickly learn CPLD
Quickly learn CPLD...
songbo FPGA/CPLD
Development of Graphical User Interface under WinCE_net
Abstract: This paper discusses a method of drawing the window background interface that can save memory; and implements the function of redrawing the previous background after the window is invalid....
吸铁石上 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1028  2569  2219  423  2000  21  52  45  9  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号