9316 DM9316 Synchronous 4-Bit Counters
June 1989
9316 DM9316 Synchronous 4-Bit Counters
General Description
These synchronous presettable counters feature an inter-
nal carry look-ahead for application in high-speed counting
designs The 9316 is a 4-bit binary counter The carry output
is decoded by means of a NOR gate thus preventing spikes
during the normal counting mode of operation Synchronous
operation is provided by having all flip-flops clocked simulta-
neously so that the outputs change coincident with each
other when so instructed by the count-enables inputs and
internal gating This mode of operating eliminates the output
counting spikes which are normally associated with asyn-
chronous (ripple clock) counters A buffered clock input trig-
gers the four flip-flops on the rising (positive-going) edge of
the clock input waveform
These counters are fully programmable that is the outputs
may be preset to either level As presetting is synchronous
setting up a low level at the load input disables the counter
and causes the outputs to agree with the setup data after
the next clock pulse regardless of the levels of the enable
input Low-to-high transitions at the load input are perfectly
acceptable regardless of the logic levels on the clock or
enable inputs The clear function is asynchronous and a low
level at the clear input sets of the flip-flop outputs low re-
gardless of the levels of clock load or enable inputs
The carry look-ahead circuitry provides for cascading coun-
ters for n-bit synchronous applications without additional
gating Instrumental in accomplishing this function are two
count-enable inputs and a ripple carry output Both count-
enable inputs (P and T) must be high to count and input T is
fed-forward to enable the ripple carry output The ripple car-
ry output thus enabled will produce a high-level output pulse
with a duration approximately equal to the high-level portion
of the Q
A
output This high-level overflow ripple carry pulse
can be used to enable successive cascaded stages High-
to-low level transitions at the enable P or T inputs may occur
regardless of the logic level in the clock
Features
Y
Y
Y
Y
Y
Y
Y
Y
Internal look-ahead for fast counting
Carry output for n-bit cascading
Synchronous counting
Load control line
Diode-clamped inputs
Typical clock frequency 35 MHz
Pin-for-pin replacements popular 54 74 counters
5416A 7416A (binary)
Alternate Military Aerospace device (9316) is available
Contact a National Semiconductor Sales Office Distrib-
utor for specifications
Connection Diagram
Dual-In-Line Package
TL F 6606 – 1
Order Number 9316DMQB 9316FMQB DM9316J
DM9316W or DM9316N
See NS Package Number J16A N16E or W16A
C
1995 National Semiconductor Corporation
TL F 6606
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings
(Note)
If Military Aerospace specified devices are required
please contact the National Semiconductor Sales
Office Distributors for availability and specifications
Supply Voltage
7V
Input Voltage
5 5V
Operating Free Air Temperature Range
b
55 C to
a
125 C
Military
Commercial
0 C to
a
70 C
Storage Temperature Range
b
65 C to
a
150 C
Note
The ‘‘Absolute Maximum Ratings’’ are those values
beyond which the safety of the device cannot be guaran-
teed The device should not be operated at these limits The
parametric values defined in the ‘‘Electrical Characteristics’’
table are not guaranteed at the absolute maximum ratings
The ‘‘Recommended Operating Conditions’’ table will define
the conditions for actual device operation
Recommended Operating Conditions
Symbol
V
CC
V
IH
V
IL
I
OH
I
OL
f
CLK
t
W
t
SU
Parameter
Supply Voltage
High Level Input Voltage
Low Level Input Voltage
High Level Output Current
Low Level Output Current
Clock Frequency (Note 6)
Pulse Width
Clock
(Note 6)
Clear
Setup Time
(Note 6)
Data
Enable P
Load
Clear
Any Hold Time (Notes 1 6)
Free Air Operating Temperature
Min
45
2
Military
Nom
5
Max
55
08
b
0 8
16
25
Min
4 75
2
Commercial
Nom
5
Max
5 25
08
b
0 8
16
25
Units
V
V
V
mA
mA
MHz
ns
0
25
20
20
20
25
20
0
b
55
0
25
20
20
20
25
20
0
ns
t
H
T
A
ns
70
C
125
0
Electrical Characteristics
over recommended operating free air temperature range (unless otherwise noted)
Symbol
V
I
V
OH
V
OL
I
I
I
IH
Parameter
Input Clamp Voltage
High Level Output
Voltage
Low Level Output
Voltage
Input Current Max
Input Voltage
High Level Input
Current
Low Level Input
Current
Short Circuit
Output Current
Supply Current with
Outputs High
Supply Current with
Outputs Low
Conditions
V
CC
e
Min I
I
e b
12 mA
V
CC
e
Min I
OH
e
Max
V
IL
e
Max V
IH
e
Min
V
CC
e
Min I
OL
e
Max
V
IH
e
Min V
IL
e
Max
V
CC
e
Max V
I
e
5 5V
V
CC
e
Max
V
I
e
2 4 V
V
CC
e
Max
V
I
e
0 4V
V
CC
e
Max
(Note 3)
V
CC
e
Max
(Note 4)
V
CC
e
Max
(Note 5)
Clock
Enable T
Other
Clock
Enable T
Other
MIL
COM
MIL
COM
MIL
COM
Min
Typ
(Note 2)
Max
b
1 5
Units
V
V
24
34
02
04
1
80
80
40
b
3 2
b
3 2
b
1 6
b
57
b
57
85
94
91
101
V
mA
mA
I
IL
mA
I
OS
I
CCH
I
CCL
b
20
b
18
mA
mA
mA
59
59
63
63
Note 1
The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0 8V to 2V whichever is longer
Note 2
All typicals are at V
CC
e
5V T
A
e
25 C
Note 3
Not more than one output should be shorted at a time
Note 4
I
CCH
is measured with the LOAD input high then again with the LOAD input low with all other inputs high and all outputs open
Note 5
I
CCL
is measured with the CLOCK input high then again with the CLOCK input low with all other inputs low and all outputs open
Note 6
T
A
e
25 C and V
CC
e
5V
2
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
