2969-1002 datasheet, PDF - EEWORLD Datasheet

2969-1002: Description2000MHz - 8000MHz RF/MICROWAVE LIMITER; CategoryWireless rf/communication Radio frequency and microwave; File Size204KB，2 Pages; ManufacturerTE Connectivity; Websitehttp://www.te.com

Download Datasheet Parametric View All

2969-1002 Overview

2000MHz - 8000MHz RF/MICROWAVE LIMITER

Parameter Name	Attribute value
Objectid	1439181655
Reach Compliance Code	unknown
Adjustability	FIXED
Maximum input power (CW)	40.79 dBm
Maximum operating frequency	8000 MHz
Minimum operating frequency	2000 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-55 °C
Maximum output power	7 dBm
RF/Microwave Device Types	LIMITER
Maximum voltage standing wave ratio	1.8

【sram】Please tell me the No.4 Back to Back write operation timing of IS61LV25616: The timing is as attached:I would like to ask if back to back write means continuous write? Specific application: There is a large amount of data to read/write SRAM, does SRAM have block operation? If...; threetigher DSP and ARM Processors

After discrete spectrum interpolation?: I would like to ask you, what will happen after the discrete spectrum is interpolated? For example, I have a 28.8MHz signal with a rate of 61.44MSPS, and I interpolate it by 2 times to a rate of 122.8...; eeleader-mcu FPGA/CPLD

How Car Electronic Anti-theft Tracking System Works: People who are familiar with mobile phones know that mobile phones have positioning functions. By sending the specified letters to a specific number, you can get a text message reply to inform you of ...; rhcaxiu Sensor

EEWORLD University Hall----Industrial Application and Innovation of TI DLP Technology: Industrial Application and Innovation of TI DLP Technology : https://training.eeworld.com.cn/course/3677...; wanglan123 Talking

Good things to learn VHDL: :hug: :hug: :hug: :victory:...; lzx_718 FPGA/CPLD

[Project source code] Audio acquisition + FFT spectrum analysis + VGA display spectrum value based on FPGA: It's not original, I downloaded it from the Internet, but I made some modifications. The original program used registers to implement 9K of memory, which consumed a lot of logic resources. I changed i...; 小梅哥 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components