DEJ1XE2102ZA4B datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> DEJ1XE2102ZA4B

Preview

DEJ1XE2102ZA4B: DescriptionMURATA - DE1E3KX102MA5B -; CategoryPassive components; File Size2MB，83 Pages; ManufacturerMurata; Websitehttps://www.murata.com

Download Datasheet View All

DEJ1XE2102ZA4B Overview

MURATA - DE1E3KX102MA5B -

Preview

Download Datasheet

View All

!Note

• Please read rating and

!CAUTION

(for storage, operating, rating, soldering, mounting and handling) in this catalog to prevent smoking and/or burning, etc.

• This catalog has only typical specifications because there is no space for detailed specifications. Therefore, please review our product specifications or consult the approval sheet for product specifications before ordering.

C85E.pdf

Jul.13,2011

Safety Standard Certified

Ceramic Capacitors/

High Voltage

Ceramic Capacitors

Cat.No.C85E-3

Recommended Resources

Voice-activated music lantern circuit (3)

Single-phase gasoline generator control circuit

Gas alarm circuit

555 safety electric iron stand circuit

Basic three-level DC conversion diagram

A Range Extension Reference Design Using the ADF7023 and RFFM6901 915 MHz ISM Band Transceiver Module: [i=s] This post was last edited by Yuzhong on 2014-11-12 08:41 [/i] [b]A range extension reference design using ADF7023 and RFFM6901 915 MHz ISM band transceiver module (with diversity switch) downloa...; 雨中 ADI Reference Circuit

The industry insider whistleblower Junzheng 4725 4755’s shocking revelations!: 1. In fact, the ECC error correction capability of Ingenic 4725 is only 4bit ECC, which means that the currently used 50nm Flash (8bit ECC error correction requirement) is not well supported, not to m...; KG5 Mobile and portable

What is the difference between build and compile?: In keil uv3, build target "target1" compile *.1c compile *.2c compile *.3c compile *.4c link… programsize… error warning… What is the difference between build and compile?...; fengyun11747 MCU

Verilog writing problem: Why is there no output for the newly added pin after the Verilog program is modified? Is it because of the configuration file?...; Maxwell_CZH FPGA/CPLD

FPGA Power Consumption: The project needs to complete the above functions, namely AD/DA, storage, transmission, control algorithm (control cycle 40us, the algorithm is slightly more complicated than PID, and requires single-...; sudongpo2018 FPGA/CPLD

The Warring States Period of Mobile Phone Brands is in Progress: ...; GUO

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components