EMC326SP16AKT-70LL datasheet, PDF

Datasheet> All Categories > EMC326SP16AKT-70LL

Preview

EMC326SP16AKT-70LL: Description2Mx16 bit CellularRAM AD-MUX; File Size487KB，52 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC326SP16AKT-70LL Overview

2Mx16 bit CellularRAM AD-MUX

Preview

Download Datasheet

View All

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Document Title

2Mx16 bit CellularRAM AD-MUX

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 18,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will

answer to your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Table of Contents

Features..................................................................................................................................................................................

Options...............................................................................................................................................................................

General Description.................................................................................................................................................................

Functional Description.............................................................................................................................................................

Power-Up Initialization........................................................................................................................................................

Bus Operating Modes..............................................................................................................................................................

Asynchronous Mode...........................................................................................................................................................

Burst Mode Operation.........................................................................................................................................................

Mixed-Mode Operation .......................................................................................................................................................

WAIT Operation .................................................................................................................................................................

LB# / UB# Operation...........................................................................................................................................................

Low-Power Operation......... ....................................................................................................................................................

Standby Mode Operation ...................................................................................................................................................

Temperature Compensated Refresh...................................................................................................................................

Partial Array Refresh ..........................................................................................................................................................

Registers.................................................................................................................................................................................

Access Using CRE .............................................................................................................................................................

Software Access ................................................................................................................................................................

Bus Configuration Register.................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .....................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ........................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...........................................................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH...................................................................................................

Initial Access Latency (BCR[14]) Default = Variable.......................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.....................................................................................

Refresh Configuration Register...........................................................................................................................................

Device Identification Register..............................................................................................................................................

Electrical Characteristics.........................................................................................................................................................

Timing Requirements..............................................................................................................................................................

Timing Diagrams.....................................................................................................................................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Functional Block Diagram - 2 Meg x 16 .........................................................................................

Power-Up Initialization Timing ..........................................................................................................

READ Operation ...............................................................................................................................

WRITE Operation .............................................................................................................................

Burst Mode READ (4-word burst)......................................................................................................

Burst Mode WRITE (4-word burst)....................................................................................................

Refresh Collision During Variable-Latency READ Operation ...........................................................

Wired-OR WAIT Configuration .........................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation .........

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ...........

Load Configuration Register .............................................................................................................

Read Configuration Register ............................................................................................................

Bus Configuration Register Definition ...............................................................................................

WAIT Configuration During Burst Operation .....................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ......................................................

Latency Counter (Fixed Latency) .....................................................................................................

Refresh Configuration Register Mapping .........................................................................................

AC Input / Output Reference Waveform ...........................................................................................

AC Output Load Circuit ....................................................................................................................

Initialization Period ..........................................................................................................................

Asynchronous READ .......................................................................................................................

Single-Access Burst READ Operation - Variable Latency ................................................................

4-Word Burst READ Operation - Variable Latency ...........................................................................

Single-Access Burst READ Operation - Fixed Latency ....................................................................

4-Word Burst READ Operation - Fixed Latency ...............................................................................

Burst READ Terminate at End-of-Row (Wrap off) .............................................................................

Burst READ Row Boundary Crossing ..............................................................................................

Asynchronous WRITE .....................................................................................................................

Burst WRITE Operation - Variable Latency Mode ............................................................................

Burst WRITE Operation - Fixed Latency Mode ................................................................................

Burst WRITE Terminate at End-of-Row (Wrap off) ...........................................................................

Burst WRITE Row Boundary Crossing ............................................................................................

Burst WRITE Followed by Burst READ ............................................................................................

Asynchronous WRITE Followed by Burst READ ..............................................................................

Burst READ Followed by Asynchronous WRITE ..............................................................................

Asynchronous WRITE Followed by Asynchronous READ ...............................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Signal Descriptions ...........................................................................................................................................

Bus Operations .................................................................................................................................................

Sequence and Burst Length ..............................................................................................................................

Drive Strength ...................................................................................................................................................

Variable Latency Configuration Codes...............................................................................................................

Fixed Latency Configuration Codes...................................................................................................................

Address Patterns for PAR(RCR[4] =1)...............................................................................................................

Device Identification Register Mapping .............................................................................................................

Absolute Maximum Ratings ...............................................................................................................................

Electrical Characteristics and Operating Conditions .........................................................................................

Capacitance ......................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ............................................................................................

Burst READ Cycle Timing Requirements .........................................................................................................

Asynchronous WRITE Cycle Timing Requirements ..........................................................................................

Burst WRITE Cycle Timing Requirements .........................................................................................................

Initialization Timing Parameters ........................................................................................................................

Recommended Resources

CB signal transmitter-oscilloscope coupler

Inverter circuit schematic diagram of Konka LC-TM2018 LCD TV (2)

Motor current quick-break Bach circuit a composed of electromagnetic current relay

Using LM3915 and light-emitting diodes to measure the output low-frequency power circuit

Phase sequence indicator circuit diagram

810E computer motherboard circuit diagram_14

Visual studio 2005 open project problem: I made a dynamic link library in Visual Studio 2005 + PB6 + SDK (generated when making the platform), and then opened the project on another machine (only VS2005 + SDK was installed), and the followin...; GGRR Embedded System

LOTO Lesson 4: Practice of the common emitter amplifier circuit of transistor 2N3904: The basic amplifier circuits of triodes include common emitter amplifier circuit, common base amplifier circuit and common collector amplifier circuit, among which the common emitter amplifier circuit...; LOTO2018 Test/Measurement

Telephone remote control monitoring controller: Telephone remote control monitoring controller...; rain Industrial Control Electronics

Which library file should be called in VHDL overloading: Adder with control port, pout=in1+in2; This statement uses overloading, I don't know which library to call, please guide me, thank you library ieee;use ieee.std_logic_1164.all;use ieee.std_logic_arith...; gz475514589 FPGA/CPLD

Ahhhh urgent help, please help me analyze the simple circuit diagram: Ahhh, if you pass by here, please help me, how do I analyze this circuit? :Sad:...; 电路小学徒 Analog electronics

Ask about the wince taskbar: I would like to ask about the problem of starting the taskbar when WinCE is turned on. I have successfully started the program when it is turned on, but the taskbar still appears. I have tried the fol...; red526 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components