EMC326SP16AKU-90L datasheet, PDF

Datasheet> All Categories > EMC326SP16AKU-90L

Preview

EMC326SP16AKU-90L: Description2Mx16 bit CellularRAM AD-MUX; File Size487KB，52 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC326SP16AKU-90L Overview

2Mx16 bit CellularRAM AD-MUX

Preview

Download Datasheet

View All

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Document Title

2Mx16 bit CellularRAM AD-MUX

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 18,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will

answer to your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

Table of Contents

Features..................................................................................................................................................................................

Options...............................................................................................................................................................................

General Description.................................................................................................................................................................

Functional Description.............................................................................................................................................................

Power-Up Initialization........................................................................................................................................................

Bus Operating Modes..............................................................................................................................................................

Asynchronous Mode...........................................................................................................................................................

Burst Mode Operation.........................................................................................................................................................

Mixed-Mode Operation .......................................................................................................................................................

WAIT Operation .................................................................................................................................................................

LB# / UB# Operation...........................................................................................................................................................

Low-Power Operation......... ....................................................................................................................................................

Standby Mode Operation ...................................................................................................................................................

Temperature Compensated Refresh...................................................................................................................................

Partial Array Refresh ..........................................................................................................................................................

Registers.................................................................................................................................................................................

Access Using CRE .............................................................................................................................................................

Software Access ................................................................................................................................................................

Bus Configuration Register.................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .....................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ........................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...........................................................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH...................................................................................................

Initial Access Latency (BCR[14]) Default = Variable.......................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.....................................................................................

Refresh Configuration Register...........................................................................................................................................

Device Identification Register..............................................................................................................................................

Electrical Characteristics.........................................................................................................................................................

Timing Requirements..............................................................................................................................................................

Timing Diagrams.....................................................................................................................................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Functional Block Diagram - 2 Meg x 16 .........................................................................................

Power-Up Initialization Timing ..........................................................................................................

READ Operation ...............................................................................................................................

WRITE Operation .............................................................................................................................

Burst Mode READ (4-word burst)......................................................................................................

Burst Mode WRITE (4-word burst)....................................................................................................

Refresh Collision During Variable-Latency READ Operation ...........................................................

Wired-OR WAIT Configuration .........................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation .........

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ...........

Load Configuration Register .............................................................................................................

Read Configuration Register ............................................................................................................

Bus Configuration Register Definition ...............................................................................................

WAIT Configuration During Burst Operation .....................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ......................................................

Latency Counter (Fixed Latency) .....................................................................................................

Refresh Configuration Register Mapping .........................................................................................

AC Input / Output Reference Waveform ...........................................................................................

AC Output Load Circuit ....................................................................................................................

Initialization Period ..........................................................................................................................

Asynchronous READ .......................................................................................................................

Single-Access Burst READ Operation - Variable Latency ................................................................

4-Word Burst READ Operation - Variable Latency ...........................................................................

Single-Access Burst READ Operation - Fixed Latency ....................................................................

4-Word Burst READ Operation - Fixed Latency ...............................................................................

Burst READ Terminate at End-of-Row (Wrap off) .............................................................................

Burst READ Row Boundary Crossing ..............................................................................................

Asynchronous WRITE .....................................................................................................................

Burst WRITE Operation - Variable Latency Mode ............................................................................

Burst WRITE Operation - Fixed Latency Mode ................................................................................

Burst WRITE Terminate at End-of-Row (Wrap off) ...........................................................................

Burst WRITE Row Boundary Crossing ............................................................................................

Burst WRITE Followed by Burst READ ............................................................................................

Asynchronous WRITE Followed by Burst READ ..............................................................................

Burst READ Followed by Asynchronous WRITE ..............................................................................

Asynchronous WRITE Followed by Asynchronous READ ...............................................................

Preliminary

EMC326SP16AK

2Mx16 CellularRAM AD-MUX

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Signal Descriptions ...........................................................................................................................................

Bus Operations .................................................................................................................................................

Sequence and Burst Length ..............................................................................................................................

Drive Strength ...................................................................................................................................................

Variable Latency Configuration Codes...............................................................................................................

Fixed Latency Configuration Codes...................................................................................................................

Address Patterns for PAR(RCR[4] =1)...............................................................................................................

Device Identification Register Mapping .............................................................................................................

Absolute Maximum Ratings ...............................................................................................................................

Electrical Characteristics and Operating Conditions .........................................................................................

Capacitance ......................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ............................................................................................

Burst READ Cycle Timing Requirements .........................................................................................................

Asynchronous WRITE Cycle Timing Requirements ..........................................................................................

Burst WRITE Cycle Timing Requirements .........................................................................................................

Initialization Timing Parameters ........................................................................................................................

Recommended Resources

An accurate current monitor circuit diagram

The basic structure of a typical dot matrix printer switching power supply

Sequential power-on control circuit

Simple and practical power regulator circuit

One of the 12V collector output regulated power supply circuits

Broadband low noise amplifier circuit

Help: How to eliminate noise by controlling the buzzer output sound through PWM wave: [i=s]This post was last edited by 497759272 on 2016-3-25 19:02[/i] I am currently working on an electronic metronome project. I use the MSP430 timer to control the PWM wave to generate an interrupt ef...; 497759272 Microcontroller MCU

A virtual oscilloscope that makes full use of the computer's internal resources (checked): [i=s] This post was last edited by Xin Xin on 2018-5-3 16:35 [/i] [color=#ff0000][b]In fact, from my later experience. [/b][/color] [b][color=#5E7384]This content was originally created by [size=3]Xin...; 辛昕 DIY/Open Source Hardware

Large Capacity Voice Recorder SOPC Design and Matlab Simulation.pdf: Large Capacity Voice Recorder SOPC Design and Matlab Simulation.pdf...; zxopenljx FPGA/CPLD

What is a wireless communication module and what is its use: The word "communication module" is often mentioned in the concept of the Internet of Things. Whether in industry news, in-depth articles or industry reports, this term is often seen, such as DDA commu...; Aguilera Robotics Development

Requesting the circuit diagram and specific data of "Design of a large voltage drop DC-DC high frequency link switching power supply": Requesting the circuit diagram and specific data of "Design of a large voltage drop DC-DC high frequency link switching power supply"...; qinglongyu Power technology

14-bit 125Msps Analog-to-Digital Converter ADS5500 and Its Application: Jin Jian and Deng Changjun from the Armed Police Engineering College Abstract: ADS5500 is a high sampling rate, high precision, easy-to-use 14 -bit analog-to-digital converter produced by Texas Instru...; feifei Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components