DDE-50ST-II datasheet, PDF - EEWORLD Datasheet

DDE-50ST-II: DescriptionD Type Connector, 50 Contact(s), Male, 0.109 inch Pitch, Solder Lug Terminal, #4-40, Receptacle; CategoryThe connector The connector; File Size195KB，3 Pages; ManufacturerBel Fuse

Download Datasheet Parametric View All

DDE-50ST-II Overview

D Type Connector, 50 Contact(s), Male, 0.109 inch Pitch, Solder Lug Terminal, #4-40, Receptacle

Parameter Name	Attribute value
Maker	Bel Fuse
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.605 inch
body length	2.635 inch
Body/casing type	RECEPTACLE
Contactor design	PREASSEM CONN
Contact to complete cooperation	AU ON NI
Contact completed and terminated	GOLD
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	STAGGERED
Contact resistance	2.7 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	1250VAC V
maximum insertion force	3.336 N
Insulation resistance	5000000000 Ω
insulator material	GLASS FILLED POLYESTER
MIL compliance	YES
Manufacturer's serial number	BASICD
Plug contact pitch	0.109 inch
Match contact row spacing	0.112 inch
Installation option 1	#4-40
Installation option 2	CLINCH NUT
Installation type	PANEL
Number of rows loaded	3
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Plating thickness	FLASH inch
Rated current (signal)	5 A
Guideline	UL, CSA
reliability	MIL-C-24308
Shell surface	TIN
Shell material	STEEL
Terminal length	0.077 inch
Termination type	SOLDER LUG
Total number of contacts	50
Evacuation force-minimum value	.1946 N

Dear experts, what is the function of R3 and NET point on the fourth stage op amp in the ultrasonic receiving circuit?: [i=s] This post was last edited by Save the Little P Child on 2021-2-25 16:45[/i]Ultrasonic receiving circuit...; 拯救小p孩 Analog electronics

Authoritative sources refute new arguments for analog circuit design: At the International Solid-State Circuits Conference (ISSCC), a group of analog experts, mostly university professors and researchers, specifically refuted the argument that the "golden age" of analog...; fighting Analog electronics

Several questions about FOR loop statement: FOR loop statements can be used in VERILOG . VHDL simulation statements, but cannot be synthesized by synthesizers. As far as I know, VHDL syntax FOR I IN 0 TO 30 LOOP loop statements are supported by...; eeleader FPGA/CPLD

Analysis of fatal problems in the life of high-brightness LEDs: 1. Heat management is the main problem in high-brightness LED applications 　　Since the p-type doping of III-nitrides is limited by the solubility of Mg acceptors and the high activation energy of hole...; 探路者 LED Zone

Problems using barcode scanner in embedded Linux: The barcode scanner has a USB interface, so the USB driver has been installed. There will be a prompt after plugging in the scanner, but how to display the read barcode? Normally in Windows or Linux s...; shizibaihe Linux and Android

How to call a subroutine in Verilog?: How to call a subroutine in Verilog:Can I call other subroutines in Verilog? How can I do it?I want to add some other processing to the original program, and I want to use the method of calling subrou...; BEN121 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components