UM-5-FREQ-STBY3-TOL2-AGE2-SR1-DL4 datasheet, PDF

UM-5-FREQ-STBY3-TOL2-AGE2-SR1-DL4: DescriptionSeries - Fundamental Quartz Crystal, 10MHz Min, 30MHz Max,; CategoryPassive components Crystal/resonator; File Size202KB，2 Pages; ManufacturerDaishinku Corp.; Websitehttp://www.kds.info/; Environmental Compliance

Download Datasheet Parametric View All

UM-5-FREQ-STBY3-TOL2-AGE2-SR1-DL4 Overview

Series - Fundamental Quartz Crystal, 10MHz Min, 30MHz Max,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Daishinku Corp.
Reach Compliance Code	unknown
Ageing	3 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	500 µW
frequency stability	0.002%
frequency tolerance	10 ppm
JESD-609 code	e4
Manufacturer's serial number	UM-5
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	30 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L8XB3.5XH5.8 (mm)
Series resistance	50 Ω
surface mount	NO
Terminal surface	Gold (Au) - with Nickel (Ni) barrier

Research on the Design of Phase-Locked Loop Based on TRAC Device: Abstract: Based on TRAC020LH fully reconfigurable analog device and TRAC development software, an analog phase-locked loop is designed; simulation results and application circuits using PIC microcontr...; songbo FPGA/CPLD

About MCU single-button power on/off problem: I found several circuits about single-button control of MCU startup and shutdown. The note below the picture says that the single-button control MCU power off and on. I looked at it for a long time an...; jackhui Embedded System

★★★★★Recruiting [MSP430] MCU design engineer ★★★★★: Recruiting MCU design engineers: 1. Know msp430 and have design experience 2. Have experience in msp430 C language development 3. Understand signal processing and use matlab 4. Preferably have more th...; redfox123 Embedded System

Common Mistakes in Using QII: 1) When QuartusII performs timing simulation on the code, Error: Can't continue timing simulation because delay annotation information for design is missing. Reason: If you only need to perform functi...; eeleader FPGA/CPLD

How to make a buck circuit with controllable PWM duty cycle?: Is it possible to use RAM to generate PWM and control PWM in real time so that the output voltage changes continuously?...; zxming0101 Power technology

Reference salary for a master's degree in research and development: A summary of the salaries of major domestic companies in 2005 　　　　Japan's SONY 10,000/month, only graduate students are needed 　　　　　　South Korea's Samsung Electronics China headquarters 250,000/year ...; embgd FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components