EEWORLDEEWORLDEEWORLD

Part Number

Search

LSISAS1068E

Description
SCSI Bus Controller, CMOS, PBGA636, EBGA-636
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size579KB,2 Pages
ManufacturerBroadcom
Download Datasheet Parametric Compare View All

LSISAS1068E Overview

SCSI Bus Controller, CMOS, PBGA636, EBGA-636

LSISAS1068E Parametric

Parameter NameAttribute value
MakerBroadcom
package instructionEBGA-636
Reach Compliance Codecompliant
Address bus width32
Bus compatibilityI2C; PCI; UART
Maximum data transfer rate4000 MBps
External data bus width32
JESD-30 codeS-PBGA-B636
length27 mm
Number of terminals636
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeSQUARE
Package formGRID ARRAY
Maximum seat height2.5 mm
Nominal supply voltage1.2 V
surface mountYES
technologyCMOS
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
width27 mm
uPs/uCs/peripheral integrated circuit typeBUS CONTROLLER, SCSI
Product Brief
LSISAS1068E
8-Port PCI Express to 3Gb/s SAS Controller
Extends 20 Years of SCSI Technology to Next Generation Product Platforms
for High Performance, Scalability, Flexibility and RAID Capability
Overview
The LSISAS1068E is a eight-port 3.0Gb/s Serial
Attached SCSI (SAS) controller that is based on
the Fusion-MPT (Message Passing Technology)
A p p l i c At i o n s
n
The LSISAS1068E complies with the PCI Express
1.0a specification and supports 8 PCI Express
lanes at 2.5Gb/s, full duplex, for an aggregate
bandwidth of up to 4GB/s. The LSISAS1068E
can be configured as a PCI Express x8, x4, or x1
device, supporting auto-negotiation among
those link widths. For example, if the LSI-
SAS1068E is configured for 8 lanes and is plugged
into a x8 connector that is wired as a x4, the
LSISAS1068E will automatically negotiate to a
x4 link width. The PCI Express architecture is an
industry standard high-performance, general-
purpose serial I/O interconnect utilizing a cost-
effective, low-pin count interface offering high
architecture and provides an eight-lane PCI
Express interface. The LSI SAS integrated
controller provides 1.5 and 3.0Gb/s SAS and
SATA data transfer rates per port and enables
Integrated RAID solutions in storage environ-
ments including servers, workstations, blade
servers and external storage systems. The
LSISAS1068E is ideal for today’s data centers
and leverages existing SCSI infrastructure for
investment protection.
Figure 1. sAs controller Block Diagram
Entry-level servers
– 1U/2U rack mount servers
Mid-range, high-end servers
Workstations
Storage subsystems
n
n
n
F e At u r e s
n
Supports 8 PCI Express lanes at
a transfer rate up to 2.5Gb/s per
lane, full duplex
Automatically negotiates PCI
Express link widths
– Supports x8, x4, x1 link widths
Supports PCI Express hot plug
Power management support
PCI Express software is compatible
with PCI and PCI-X software
8-port SAS/SATA controller
Supports 2, 3, or 4 PHY wide
SAS port configurations
Supports 1.5 and 3.0Gb/s SAS
and SATA data transfer rates
Port independent auto-negotiation
Compatible with SATA target
devices
n
n
n
n
PCIe
Switch
x8, x4, x1 - PCIe Link Widths, 2.5Gb/s PCIe Bus
n
n
n
PCIe
Interface
I/O
Processor
FLASH
(Up to 4MB)
n
n
System Interface
Fusion-MPT Hardware Layer
NVRAM
LSISAS1068E
SATA SATA SATA SATA SATA SATA SATA SATA
Link Link Link Link Link Link Link Link
Core Core Core Core Core Core Core Core

LSISAS1068E Related Products

LSISAS1068E
Description SCSI Bus Controller, CMOS, PBGA636, EBGA-636
Maker Broadcom
package instruction EBGA-636
Reach Compliance Code compliant
Address bus width 32
Bus compatibility I2C; PCI; UART
Maximum data transfer rate 4000 MBps
External data bus width 32
JESD-30 code S-PBGA-B636
length 27 mm
Number of terminals 636
Package body material PLASTIC/EPOXY
encapsulated code BGA
Package shape SQUARE
Package form GRID ARRAY
Maximum seat height 2.5 mm
Nominal supply voltage 1.2 V
surface mount YES
technology CMOS
Terminal form BALL
Terminal pitch 1 mm
Terminal location BOTTOM
width 27 mm
uPs/uCs/peripheral integrated circuit type BUS CONTROLLER, SCSI
The problem of choosing the upper and lower frequency limits of CD4046
I have read some journal articles on wireless energy transmission and found that some articles use CD4046 for frequency tracking. Then I found that for CD4046, it is necessary to determine the upper a...
平漂流 Power technology
Getting Started with Hardware
Getting Started with Hardware...
zxy0226 Analog electronics
1553B, 429 aviation bus protocol
The American company EXCALIBUR focuses on the research and production of bus boards. It is a leading enterprise that provides high-quality and effective data bus interfaces, coupling devices, cables, ...
tangyn Industrial Control Electronics
Share a TI ARM9 AM1806 IAR download routine
Ha, let me share a routine program for TI ARM9 AM1806 IAR, a marquee, mainly about the application of IAR environment and detecting whether the CPU can work normally! ! !Only the internal RAM is used,...
MouseCat DSP and ARM Processors
How to implement macro compilation in VHDL
Dear colleagues, Now I have encountered a problem in the development process, and I would like to ask you for advice:In Verilog, we use macro compilation to automatically add version numbers to the pr...
patriotiii FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1225  2914  588  1055  684  25  59  12  22  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号