EEWORLDEEWORLDEEWORLD

Part Number

Search

UHE-1.5/10000-D48R-L2-C

Description
Analog Circuit,
CategoryAnalog mixed-signal IC    The signal circuit   
File Size2MB,14 Pages
ManufacturerC&D
Download Datasheet Parametric View All

UHE-1.5/10000-D48R-L2-C Overview

Analog Circuit,

UHE-1.5/10000-D48R-L2-C Parametric

Parameter NameAttribute value
MakerC&D
package instruction,
Reach Compliance Codeunknown
POWER ELECTRONICS DIVISION
UHE Series
Isolated, High Efficiency, .6" x 2" 2-0 Amp, 2-30 Watt DC/DC's
Housed in smaller, .6" x 2" x 0.40" (4 x 5 x 0.2mm) packages
carrying the standard 2" x 2" pinout, C&D's new UHE Series DC/
DC Converters deliver more current/power (up to 0A/30W) than
currently available from either package size.
FEATURES
n
most I
OUT
/P
OUT
in this format
The
n
Lower priced than bricks
n
Small .6" x 2" x 0.4" plastic package with
standard 2" x 2" pinout
n
Output configurations:
.2/.5/.8/2.5V
OUT
@ 0 Amps
3.3/5V
OUT
@ 25 Watts
5/2/5V
OUT
@ 30 Watts
n
input ranges from 9-75 Volts
Five
n
Efficiencies as high as 9.5%
n
Stable no-load operation
n
Optional Sense pins for low V
OUT
n
Thermal shutdown, I/O protected
n
Vdc I/O BASIC Insulation
500
n
UL/EN60950 certified; CE marked for Q48
models
n
compliant
RoHS
PRODUCT OVERVIEW
The UHE 2-30W Series of high-efficiency, isolated
DC/DC's provide output power ranging from 0
Amps @ .2V to 2 Amps @ 5V. Offering both
2: and 4: input voltage ranges, UHE's meet V
IN
requirements from 9 to 75 Volts.
Taking full advantage of the synchronous-recti-
fier, forward topology, UHE's boast outstanding
efficiency (some models exceed 9%) enabling
full-power operation to ambient temperatures as
high as +60°C, without air flow. Assembled using
fully automated, SMT-on-pcb techniques, UHE's
provide stable no-load operation, excellent line
(±0.%) and load (±0.5%) regulation, quick step
response (200µsec), and low output ripple/noise
(50-00mVp-p). Additionally, the UHE's unique
output design eliminates one of the topology's few
SIMPLIFIED SCHEMATIC
+INPUT
(1)
+OUTPUT
(6)
shortcomings–output reverse conduction.
All devices feature full I/O fault protection including:
input overvoltage and undervoltage shutdown,
precise output overvoltage protection (a rarity on
low-voltage outputs), output current limiting, short-
circuit protection, and thermal shutdown.
All UHE models incorporate a V
OUT
Trim function and
an On/Off Control pin (positive or negative polarity).
Low-voltage models (.2V to 5V) offer optional
sense pins facilitating either remote load regula-
tion or current sharing for true N+ redundancy.
All models are certified to the BASIC insulation
requirements of UL/EN60950, and 48V
IN
(75V max.)
models carry the CE mark. Selected models are
RoHS compliant (Reduction of Hazardous Sub-
stances).
SWITCH
CONTROL
+SENSE
(5)
–OUTPUT
(7)
–INPUT
(2)
THERMAL
SHUTDOWN
OPTO
ISOLATION
OVERVOLTAGE
COMPARATOR
*
–SENSE
(8)
PWM
CONTROLLER
UVLO & OVLO
COMPARATORS
ON/OFF
CONTROL
(4)
OPTO
ISOLATION
REFERENCE &
ERROR AMP
V
OUT
TRIM
(9)
*One phase of two is shown.
Optional comparator feedback. Contact DATEL.
Sense pins are optional on .2-5V
OUT
models ("R" suffix).
Typical topography is shown.
 
For full details go to
www.cd4power.com/rohs
DC/DC CONVERTERS
MDC_UHE_A01
Page  of 4
www.cd4power.com
Zhejiang University undergraduate thesis: Research on value-based scene extraction algorithm in digital images
Zhejiang University undergraduate thesis: Research on value-based scene extraction algorithm in digital images...
maker DSP and ARM Processors
Freescale Coldfire USB Host Driver
This is a detailed document of a ColdFire USB host driver written by Freescale. It was originally designed for the MCF5272 MPU, but it is also suitable for other ColdFire v2 and v3 series MPUs.Very va...
bluehacker NXP MCU
Motor Testing Discussion
Everyone is currently working on motors. What are the main destructive tests in motor testing? Let's talk about it....
long521 Motor Drive Control(Motor Control)
Three Key Points to Successfully Solving FPGA Design Timing Problems
1. Necessary clock skew and timing margins for data acquisition; 2. Creating and controlling timing margins; 3. Ensuring signal integrity...
eeleader FPGA/CPLD
Altera VGA output is incomplete
The VERILOG file in the attachment cannot output a complete VGA image. The cyan image on the left is cut off in half. This is not a problem with the TV screen size. I suspect it is a problem with vga....
promach FPGA/CPLD
What is the gel file used for?
I would like to ask:What is the gel file in ccs used for? Are there any requirements for writing this file?I am a novice, thank you...
k275868177 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 115  446  752  505  927  3  9  16  11  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号