UTRON
Rev. 1.0
UT62W64C
8K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY
REVISION
Rev. 1.0
DESCRIPTION
Original.
Draft date
Apr. 08. 2003
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
P80096
1
UTRON
Rev. 1.0
UT62W64C
8 KX 8 BIT LOW POWER CMOS SRAM
GENERAL DESCRIPTION
The UT62W64C is a 65,536-bit low power CMOS
static random access memory organized as 8,192
words by 8 bits. It is fabricated using high
performance, high reliability CMOS technology.
its standby current is stable within the range of
operating temperature.
The UT62W64C is designed for low power
application. It is particularly well suited for battery
back-up nonvolatile memory application.
The UT62W64C operates with wide range power
supply and all inputs and outputs are fully TTL
compatible
FEATURES
Fast access time : 35/70ns
Low power consumption:
Operation : 40/20 mA (max.) (V
CC
≦3.6
V)
50/40 mA (max.) (V
CC
≦5.5
V)
Standby : -L / -LL version
1 / 0.5uA (typical) V
CC
=2.7~3.6V
2 / 1uA (typical) V
CC
=4.5~5.5V
Wide Range power supply: 2.7V~5.5V
Operating temperature :
Commercial : 0
℃
~70
℃
Extended : -20
℃
~85
℃
All inputs and outputs are TTL compatible
Fully static operation
Three state outputs
Data retention voltage : 1.5V (min.)
Package : 28-pin 600mil PDIP
28-pin 330 mil SOP
PIN CONFIGURATION
FUNCTIONAL BLOCK DIAGRAM
8K X 8
MEMORY
ARRAY
NC
A12
A7
1
2
3
4
28
27
26
25
Vcc
WE
CE2
A8
A9
A11
OE
A0-A12
DECODER
A6
A5
A4
A3
A2
A1
UT6264C
5
6
7
8
9
10
11
12
13
14
24
23
22
21
20
19
18
17
16
15
Vcc
Vss
A10
CE
I/O8
I/O7
I/O6
I/O5
I/O4
I/O1-I/O8
I/O DATA
CIRCUIT
COLUMN I/O
A0
I/O1
I/O2
I/O3
Vss
CE
CE2
OE
PDIP/SOP
CONTROL
CIRCUIT
WE
PIN DESCRIPTION
SYMBOL
A0 - A12
I/O1 - I/O8
CE ,CE2
WE
OE
V
CC
V
SS
NC
DESCRIPTION
Address Inputs
Data Inputs/Outputs
Chip Enable Inputs
Write Enable Input
Output Enable Input
Power Supply
Ground
No connection
P80096
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
2
UTRON
Rev. 1.0
UT62W64C
8K X 8 BIT LOW POWER CMOS SRAM
SYMBOL
V
TERM
T
A
T
A
T
STG
P
D
I
OUT
Tsolder
RATING
-0.5 to 7.0
0 to 70
-20 to 85
-65 to 150
1
50
260
UNIT
V
℃
℃
℃
W
mA
℃
ABSOLUTE MAXIMUM RATINGS*
PARAMETER
Terminal Voltage with Respect to V
SS
Operation Temperature
Storage Temperature
Power Dissipation
DC Output Current
Soldering Temperature (under 10 sec)
*Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress
rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.
TRUTH TABLE
MODE
Standby
Standby
Output Disable
Read
Write
Note:
CE
H
X
L
L
L
CE2
X
L
H
H
H
OE
X
X
H
L
X
WE
X
X
H
H
L
I/O OPERATION
High - Z
High - Z
High - Z
D
OUT
D
IN
SUPPLY CURRENT
I
SB,
I
SB1
I
SB,
I
SB1
I
CC,
I
CC1,
I
CC2
I
CC,
I
CC1,
I
CC2
I
CC,
I
CC1,
I
CC2
H = V
IH
, L=V
IL
, X = Don't care.
DC ELECTRICAL CHARACTERISTICS
(T
A
= 0
℃
to 70
℃
/ -20
℃
to 85
℃
(E))
PARAMETER
SYMBOL TEST CONDITION
Power Supply Voltage
V
CC
＊
1
Input High Voltage
V
IH
＊
2
Input Low Voltage
V
IL
I
LI
Input Leakage Current
V
SS
≦
V
IN
≦
V
CC
V
SS
≦
V
I/O
≦
V
CC
Output Leakage
I
LO
CE
= V
IH
or CE2= V
IL
Current
or
OE
= V
IH
or
WE
=V
IL
Output High Voltage
V
OH
I
OH
= - 1mA
Output Low Voltage
V
OL
I
OL
= 4mA
Cycle time=Min, I
I/O
= 0mA,
I
CC
CE
= V
IL
,CE2= V
IH
Operation Power
Supply Current
I
CC1
TCycle =1us,
CE
=0.2V; I
I/O
=
0mA other pins at 0.2V or
Vcc-0.2V;
Tcycle =500ns,
CE
=0.2V; I
I/O
=
0mA , other pins at 0.2V or
Vcc-0.2V
MIN. TYP. MAX. MIN. TYP. MAX. UNIT
2.7~3.6
4.5~5.5
V
2.0
-
V
CC
+0.5 2.2
-
V
CC
+0.5 V
- 0.5
-
0.6
- 0.5
-
0.8
V
-1
-
1
-1
-
1
µA
-1
2.2
-
-
-
-
-
-
-
-
-
-
1
-
0.4
40
20
6
-1
2.4
-
-
-
-
-
-
-
40
30
-
1
-
0.4
50
40
10
µA
V
V
mA
mA
mA
- 35
- 70
I
CC2
I
SB
Standby Power
Supply Current
-
-
12
-
-
20
mA
CE
= V
IH
or CE2= V
IL
other pins=V
IL
or V
IH
-
-L
-LL
-
-
1
0.5
3
40
20
-
-
-
2
1
3
100
50
mA
µA
µA
I
SB1
CE
≧
V
CC
-0.2V or
CE2
≦
0.2V , other pins
at 0.2V or Vcc-0.2V
Notes:
1. Overshoot : Vcc+2.0v for pulse width less than 10ns.
2. Undershoot : Vss-2.0v for pulse width less than 10ns.
3. Overshoot and Undershoot are sampled, not 100% tested.
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
P80096
3
UTRON
Rev. 1.0
UT62W64C
8 KX 8 BIT LOW POWER CMOS SRAM
CAPACITANCE
(T
A
=25
℃
, f=1.0MHz)
PARAMETER
Input Capacitance
Input/Output Capacitance
SYMBOL
C
IN
C
I/O
MIN.
-
-
MAX
8
10
UNIT
pF
pF
Note : These parameters are guaranteed by device characterization, but not production tested.
AC TEST CONDITIONS
Input Pulse Levels
Input Rise and Fall Times
Input and Output Timing Reference Levels
Output Load
0V to 3.0V
5ns
1.5V
C
L
= 100pF+1TTL, I
OH
/I
OL
= -1mA/4mA
AC ELECTRICAL CHARACTERISTICS
(V
CC
= 2.7V~5.5V , T
A
= 0
℃
to 70
℃
/ -20
℃
to 85
℃
(E))
(1) READ CYCLE
PARAMETER
Read Cycle Time
Address Access Time
Chip Enable Access Time
Output Enable Access Time
Chip Enable to Output in Low Z
Output Enable to Output in Low Z
Chip Disable to Output in High Z
Output Disable to Output in High Z
Output Hold from Address Change
(2) WRITE CYCLE
PARAMETER
Write Cycle Time
Address Valid to End of Write
Chip Enable to End of Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Data to Write Time Overlap
Data Hold from End of Write Time
Output Active from End of Write
Write to Output in High Z
SYMBOL
UT62W64C-35
MIN.
MAX.
SYMBOL
UT62W64C-35
MIN.
MAX.
UT62W64C-70
MIN.
MAX.
UNIT
t
RC
t
AA
t
ACE
t
OE
t
CLZ*
t
OLZ*
t
CHZ*
t
OHZ*
t
OH
35
-
-
-
10
5
-
-
5
-
35
35
25
-
-
25
25
-
70
-
-
-
10
5
-
-
5
-
70
70
35
-
-
35
35
-
ns
ns
ns
ns
ns
ns
ns
ns
ns
UT62W64C-70
MIN.
MAX.
UNIT
t
WC
t
AW
t
CW
t
AS
t
WP
t
WR
t
DW
t
DH
t
OW*
t
WHZ*
35
30
30
0
25
0
20
0
5
-
-
-
-
-
-
-
-
-
-
15
70
60
60
0
50
0
30
0
5
-
-
-
-
-
-
-
-
-
-
25
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
*These parameters are guaranteed by device characterization, but not production tested.
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
P80096
4
UTRON
Rev. 1.0
UT62W64C
8 KX 8 BIT LOW POWER CMOS SRAM
TIMING WAVEFORMS
READ CYCLE 1
(Address Controlled)
(1,2)
t
RC
Address
t
AA
t
OH
Dout
Previous data valid
Data Valid
t
OH
READ CYCLE 2
(
CE
and
CE2
and
OE
Controlled)
(1,3,4,5)
t
RC
Address
t
AA
CE
t
ACE
CE2
OE
t
OE
t
CLZ
t
OLZ
Dout
High-Z
Data Valid
t
CHZ
t
OHZ
t
OH
High-Z
Notes :
1.
WE
is high for read cycle.
2.Device is continuously selected OE =low, CE =low
,
CE2=high
.
3.Address must be valid prior to or coincident with CE =low
,
CE2=high; otherwise t
AA
is the limiting parameter.
4.t
CLZ
, t
OLZ
, t
CHZ
and t
OHZ
are specified with C
L
=5pF. Transition is measured±500mV from steady state.
5.At any given temperature and voltage condition, t
CHZ
is less than t
CLZ
, t
OHZ
is less than t
OLZ
.
UTRON TECHNOLOGY INC.
1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C.
TEL: 886-3-5777882
FAX: 886-3-5777919
P80096
5
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
