EEWORLDEEWORLDEEWORLD

Part Number

Search

86010F-F-28JB

Description
MIL Series Connector, 28 Contact(s), Metal, Female, Crimp Terminal, Receptacle
CategoryThe connector    The connector   
File Size65KB,1 Pages
ManufacturerHiRel Connectors Inc
Websitehttps://hirelco.net
Download Datasheet Parametric View All

86010F-F-28JB Overview

MIL Series Connector, 28 Contact(s), Metal, Female, Crimp Terminal, Receptacle

86010F-F-28JB Parametric

Parameter NameAttribute value
MakerHiRel Connectors Inc
Reach Compliance Codeunknow
Other featuresSTANDARD: MIL-DTL-38999
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact point genderFEMALE
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Environmental characteristicsENVIRONMENT RESISTANT; FLUID RESISTANT
Filter functionNO
IEC complianceNO
MIL complianceYES
Manufacturer's serial number86010
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeCABLE AND PANEL
OptionsGENERAL PURPOSE
Shell surfaceNICKEL PLATED
Shell materialMETAL
Housing sizeF
Termination typeCRIMP
Total number of contacts28
D38999/24
Jam Nut Mount Environment Resistant Receptacle
MIL-DTL-38999
Series III – Threaded Coupling
NOTES:
1. PANEL THICKNESS .126/.050 [3.20/1.58]
2. CONNECTOR CONTAINS REQUIRED FEATURES FOR
PROPER FIT IN A TYPE "E" PANEL
3. FOR CONNECTOR COMPONENTS AND ACCESSOROES,
SEE PAGE C-5
ØA
2 PLCS
1.279 [32.5]
MAX
.889 [22.6] MAX.
.519/.500 [13.2/12.7]
(FULLY MATED INDICATOR
BAND - RED)
S
P
SEE CONTACT
STYLE
DESIGNATOR
ON ORDERING
INFORMATION
PAGE
B Flat
BB Thd
G Thd
O-Ring
W
VV Thd
SHELL SHELL
SIZE
SIZE CODE
9
11
13
15
17
19
21
23
25
A
B
C
D
E
F
G
H
J
ØA
±.011
[±0.3]
1.189 [30.2]
1.374 [34.9]
1.500 [38.1]
B Flat BB Thd G Thd
CLASS 2A
+.004/-.006
[+0.10/-0.15] 0.1P-0.3L-TS
.651 [16.53]
.751 [19.07]
.938 [23.82]
.6250
.7500
.8750
1.0000
1.1875
1.2500
1.3750
1.5000
1.6250
M17 x 1.0
M20 x 1.0
M25 x 1.0
M28 x 1.0
*M32 x 1.0
M35 x 1.0
M38 x 1.0
M41 x 1.0
M44 x 1.0
P
S
±.016
[±0.4]
VV Thd
-6g 0.100R
M12 x 1.0
M15 x 1.0
M18 x 1.0
M22 x 1.0
M25 x 1.0
M28 x 1.0
M31 x 1.0
M34 x 1.0
M37 x 1.0
W
+.035/-.004
[+0.9/-0.1]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.087 [2.2]
.118 [3.0]
.118 [3.0]
.118 [3.0]
.118 [3.0]
-6g 0.100R +.024/-.000
[+0.6/-0.0]
.555 [14.1] 1.063 [27.0]
.555 [14.1] 1.252 [31.8]
.555 [14.1] 1.374 [34.9]
.555 [14.1] 1.500 [38.1]
.555 [14.1] 1.626 [41.3]
.555 [14.1] 1.811 [46.0]
.555 [14.1] 1.937 [49.2]
.555 [14.1] 2.063 [52.4]
.555 [14.1] 2.189 [55.6]
1.626 [41.3] 1.062 [26.97]
1.752 [44.5] 1.187 [30.15]
1.937 [49.2] 1.312 [33.32]
2.063 [52.4] 1.437 [36.50]
2.189 [55.6] 1.562 [39.67]
2.311 [58.7] 1.687 [42.85]
* = MODIFIED MAJOR DIA. 1.258/1.252 [31.95/31.80]
DIMENSIONS ARE IN INCHES [MILLIMETERS]
United States
– 760 W. Wharton Drive, Claremont CA. 91711
Ph: 909-626-1820
FAX: 909-399-0626
Web:
www.HIRELCO.com
Europe
– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France
Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887
FAX 33(0) 1-309-38913
Web:
www.HIRELCO.com
C-16
fpga timing analysis
I want to reuse a memory, but the two multiplexed signals are in different clock domains (15M and 30M). I use a mux to select them, but during timing, the signals on the memory port always have proble...
eeleader-mcu FPGA/CPLD
How to prepare for the electronic design competition power module
This year's National Undergraduate Electronic Design Competition is held. I don't know how to prepare the power module for the electronic design competition? I hope an expert can give me some advice....
零下12度半 Power technology
EEWORLD University Hall--Introduction to Keystone Multi-core Network Module
Keystone multi-core network module introduction : https://training.eeworld.com.cn/course/263This paper introduces the architecture and basic applications of TI Keystone network coprocessor, and focuse...
chenyy DSP and ARM Processors
Automatic air freshener circuit
...
探路者 Mobile and portable
【FAQ】How to quickly understand LP50xx devices?
Tools / Software: Code Composer Studio Q1 : What is the correct orientation when connecting the USB2ANY module to the LP50xx EVM ? Figure 1 shows the correct orientation when connecting the USB2ANY mo...
qwqwqw2088 Analogue and Mixed Signal
The growth path of a logic engineer - social recruitment logic engineer pen-type question bank
[align=left]Recently, the company has recruited a lot of people, not only for hardware but also for software. In fact, I envy software interviewers very much because they have written test questions. ...
yifeilw FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 426  1688  2214  2163  1437  9  34  45  44  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号