EEWORLDEEWORLDEEWORLD

Part Number

Search

RAD7214-NCP

Description
Power Field-Effect Transistor
CategoryDiscrete semiconductor    The transistor   
File Size45KB,4 Pages
ManufacturerCobham PLC
Download Datasheet Parametric Compare View All

RAD7214-NCP Overview

Power Field-Effect Transistor

RAD7214-NCP Parametric

Parameter NameAttribute value
MakerCobham PLC
package instruction,
Reach Compliance Codeunknow
ECCN codeEAR99
Standard Products
RAD7214-NCx Power MOSFET Die
Data Sheet
January, 2012
www.aeroflex.com/MOSFETS
FEATURES
250Vbreakdown voltage
2.5 A current rating
1.2R
DS(on)
15nC gate charge
-55
o
C to +125
o
C temperature range
Operational Environment radiation testing to MIL-STD-
750
- Total-dose: 100 krads(Si)
- SEGR/SEB immune to Xe at full rated drain potential
Bare Die
- Prototype, EMs and Class S
Drop-in compatible with industry standards
Class S MOSFETs built to your custom flow
INTRODUCTION
Aeroflex RAD's new radiation tolerant power MOSFETs are
now available in die, seven standard package options and custom
packaging for HiRel environments. Applications within
military, aerospace, medical, nuclear power generation, high
energy physics research laboratories can benefit from the use of
this new series of MOSFETs. Aeroflex's Power MOSFETs are
radiation tolerant to 100 krad(Si) and SEGR/SEB immune to
their full rated breakdown potential.
Operational power losses are minimized by Aeroflex’s ideal
combination of low R
DS(on)
and gate charge. Die size is
optimized for maximum current rating while meeting industry
norms. These units are suitable for standalone and hybrid
applications.
The RAD7214-NCx Die are well suited for low loss switching
applications, such as DC-to-DC Converters and solid-state
relays. They are drop-in compatible with industry standards.
ELECTRICAL CHARACTERISTICS
(Case temperature (T
c
) = 25
o
C unless otherwise specified)
CHARACTERISTICS
TEST CONDITIONS
MIN
Drain-Source Breakdown Voltage
Gate-Threshold Voltage
Gate-Body Leakage
Zero-Gate Leakage
Drain Current
Drain-Source On Resistance
Gate Charge at 12V
Diode Forward Voltage
Junction-to-Case
BVdss
Vgs(th)
Igss
Idss1
Idss2
R
ds(on)
Qg(12)
Vsd
Rjc
Vgs - 0V, Id = 1mA
Vds = Vgs, Id = 1.0mA
Vgs = +20V
Vds = 200V, Vgs = 0V
Vds = 200V, Vgs = 0V, Tc
125
o
C
Vgs = 12V, Id = 2.0A
Vgs = 0V to 12V
Id = 2.5A, Vgs = 0V
NA/Die
Id = 2.5A
Vdd = 125V
250
2.0
-
-
-
-
-
0.6
-
LIMITS
TYP
-
-
-
-
-
-
-
-
-
MAX
-
4.0
100
25
250
1.2
15
1.8
-
o
UNITS
V
V
nA
A
ohms
nC
V
C/W

RAD7214-NCP Related Products

RAD7214-NCP RAD7214-NCE RAD7214-NCS
Description Power Field-Effect Transistor Power Field-Effect Transistor Power Field-Effect Transistor
Maker Cobham PLC Cobham PLC Cobham PLC
Reach Compliance Code unknow unknown unknown
Application design
Dear prawns :I have the following two requirements , hope that capable experts can give me some advice :1. There is water in a larger container, and then a smaller glass container is placed inside. Th...
ljhjianghua Sensor
Problems with constant voltage and constant current sources with loads
I am a little confused about the problem of constant voltage source and constant current source with load. Can a high current constant current source carry a small current LED lamp load? Will it burn ...
刘YB Power technology
FPGA_100 Days_Real-time Clock Design
FPGA_100 Days Journey_Real Time Clock Design.pdf...
zxopenljx FPGA/CPLD
The course is almost over and I want to find a place to practice and improve my skills
The course is about to end, and I want to participate in some social practice. Where can I do an internship? I usually have more time... Job type: Internship area: Beijing Industry: Computer software ...
lsx2002 Embedded System
avr atmega128, can't call the delay program I wrote
I wrote a delay subroutine, but it doesn't work when I call it in the main program. However, I can use it by directly taking the delay statement in the delay program to the main program. And when call...
whllieying Microchip MCU
Help: Verilog ODDR2 usage problem
As the title says, when using ODDR2, I get an error Pack:2530 - The dual data rate register "fifo_up/ODDR2_inst" failed to join an OLOGIC component as required. I need help...
kuaileqisi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1201  673  647  568  2692  25  14  12  55  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号