EEWORLDEEWORLDEEWORLD

Part Number

Search

31L37

Description
Rectifier Diode, Avalanche, 1 Element, 0.31A, 3700V V(RRM), Silicon
CategoryDiscrete semiconductor    diode   
File Size56KB,1 Pages
ManufacturerEDAL
Websitehttp://www.edal.com/
Download Datasheet Parametric View All

31L37 Overview

Rectifier Diode, Avalanche, 1 Element, 0.31A, 3700V V(RRM), Silicon

31L37 Parametric

Parameter NameAttribute value
MakerEDAL
package instructionO-XALF-W2
Reach Compliance Codeunknow
ECCN codeEAR99
Other featuresHIGH RELIABILITY
Shell connectionISOLATED
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeRECTIFIER DIODE
JESD-30 codeO-XALF-W2
Number of components1
Number of terminals2
Maximum operating temperature150 °C
Minimum operating temperature-65 °C
Maximum output current0.31 A
Package body materialUNSPECIFIED
Package shapeROUND
Package formLONG FORM
Certification statusNot Qualified
Maximum repetitive peak reverse voltage3700 V
surface mountNO
technologyAVALANCHE
Terminal formWIRE
Terminal locationAXIAL
Questions + Reading "MCU Engineer Training Record" Questions
Fortunately, I got a copy of "MCU Engineer Training Record". Chapter 1 1.1 Turning iPhone into an electrocardiograph is very interesting. The right channel is used as the power output of the MSP430 sy...
dlyt03 Microcontroller MCU
Confusion in the process of learning FPGA
I just started to learn FPGA. I have been reading forums for a long time, and I have also learned Verilog. I have tried to learn how to use Quartus II and ModelSim. But I still feel that I have not ma...
奔跑的蜗牛 FPGA/CPLD
Realization of high-speed serial communication between DSP and PC
UART is used to solve the rate matching problem between DSP and PC, and a specific implementation circuit is given. Keywords: DSP UART serial communication FIFO DSP is a microprocessor chip specially ...
iiyuyu DSP and ARM Processors
【Signal Processing】Real-time infrared image processing system based on DSP+FPGA+ASIC
With the rapid development of infrared focal plane array technology, infrared imaging systems have achieved high frame rate, high resolution, high reliability and miniaturization. They have been incre...
hangsky FPGA/CPLD
Transmitting FSK modulated signal generated by DSP
[i=s] This post was last edited by paulhyde on 2014-9-15 09:23 [/i] The frequency of the modulated signal I generate is 150K. Can it be directly inductively coupled through a power amplifier without m...
hpfei77 Electronics Design Contest
Does anyone know about the ceiling control algorithm? Is there anyone who has implemented it using DSP programming?
Dear friends, does anyone know the ceiling control algorithm? Is there anyone who has implemented it using dsp programming?...
曳尾鱼 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1348  144  1700  2275  2133  28  3  35  46  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号