EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8182D37BGD-375T

Description
DDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Categorystorage    storage   
File Size549KB,27 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance  
Download Datasheet Parametric View All

GS8182D37BGD-375T Overview

DDR SRAM, 512KX36, 0.45ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8182D37BGD-375T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerGSI Technology
Parts packaging codeBGA
package instructionLBGA, BGA165,11X15,40
Contacts165
Reach Compliance Codecompli
ECCN code3A991.B.2.A
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
Maximum clock frequency (fCLK)375 MHz
I/O typeSEPARATE
JESD-30 codeR-PBGA-B165
JESD-609 codee1
length15 mm
memory density18874368 bi
Memory IC TypeDDR SRAM
memory width36
Humidity sensitivity level3
Number of functions1
Number of terminals165
word count524288 words
character code512000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize512KX36
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA165,11X15,40
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)260
power supply1.5/1.8,1.8 V
Certification statusNot Qualified
Maximum seat height1.4 mm
Maximum standby current0.17 A
Minimum standby current1.7 V
Maximum slew rate0.635 mA
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width10 mm
GS8182D19/37BD-435/400/375/333/300
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.0 Clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD)
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
18Mb SigmaQuad-II+
Burst of 4 SRAM
435 MHz–300 MHz
1.8 V V
DD
1.8 V and 1.5 V I/O
one element in a family of low power, low voltage HSTL I/O
SRAMs designed to operate at the speeds needed to implement
economical high performance networking systems.
Clocking and Addressing Schemes
The GS8182D19/37D SigmaQuad-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaQuad-II B4
RAM is four times wider than the device I/O bus. An input
data bus de-multiplexer is used to accumulate incoming data
before it is simultaneously written to the memory array. An
output data multiplexer is used to capture the data produced
from a single memory array read and then route it to the
appropriate output drivers as needed. Therefore the address
field of a SigmaQuad-II B4 RAM is always two address pins
less than the advertised index depth (e.g., the 2M x 8 has a
512K addressable index).
SigmaQuad™ Family Overview
The GS8182D19/37D are built in compliance with the
SigmaQuad-II+ SRAM pinout standard for Separate I/O
synchronous SRAMs. They are 18,874,368-bit (18Mb)
SRAMs. The GS8182D19/37D SigmaQuad SRAMs are just
Parameter Synopsis
-435
tKHKH
tKHQV
2.3 ns
0.45 ns
-400
2.5 ns
0.45 ns
-375
2.67 ns
0.45 ns
-333
3.3 ns
0.45 ns
-300
3.0 ns
0.45 ns
Rev: 1.03a 11/2011
1/27
© 2008, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Hello everyone, let's discuss the plan for this section.
Hello everyone, the field of test and measurement has always been very broad, including wireless test and wired test, equipment and chip test, and test and measurement instrument production. I wonder ...
天天向上 Test/Measurement
Design of temperature control system based on single chip microcomputer (I)
1 Temperature measurement part of the scheme [/size][/font][/color] [color=#545454][font=Arial, 宋体][size=12px] DS18B20 is a one-line digital temperature sensor produced by DALLAS. It has the advantage...
一世轮回 MCU
dds
[i=s]This post was last edited by paulhyde on 2014-9-15 09:16[/i] Keep up the good work everyone...
zzjdl Electronics Design Contest
What is the difference between C5 and C3 versions?
Anyone know what has been improved?...
慢慢来 Microcontroller MCU
machine.ADC added in stm32
MicroPython recently added the machine.ADC class, and also added the read_u16() function to the ADC in the ESP8266/ESP32/nrf port.stm32/machine_adc: Add machine.ADC class esp8266/machine_adc: Add read...
dcexpert MicroPython Open Source section
How to learn Java programming well?
JAVA is a platform and a programming language. How to learn programming well is not only applicable to JAVA language, but also to other programming languages such as C++. The following is introduced b...
欧阳生 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2453  1514  1340  1603  1436  50  31  27  33  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号