39-HF0F18-4.900 datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> 39-HF0F18-4.900

39-HF0F18-4.900: DescriptionParallel - Fundamental Quartz Crystal, 4.9MHz Nom, GREEN, SMALL, METAL PACKAGE-2; CategoryPassive components Crystal/resonator; File Size43KB，2 Pages; ManufacturerILSI; Websitehttp://www.ilsiamerica.com; Environmental Compliance

Download Datasheet Parametric View All

39-HF0F18-4.900 Overview

Parallel - Fundamental Quartz Crystal, 4.9MHz Nom, GREEN, SMALL, METAL PACKAGE-2

39-HF0F18-4.900 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	ILSI
package instruction	GREEN, SMALL, METAL PACKAGE-2
Reach Compliance Code	compliant
Other features	AT-CUT
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	1000 µW
frequency stability	0.003%
frequency tolerance	15 ppm
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	4.9 MHz
Maximum operating temperature	50 °C
Minimum operating temperature
physical size	D3.2XH10.5 (mm)/D0.126XH0.413 (inch)
Series resistance	200 Ω
surface mount	NO
Terminal surface	Tin/Silver/Copper - with Nickel barrier

Preview

Download Datasheet

View All

2 Lead Metal Package Quartz Crystal, 3 mm x 10 mm

Product Features:

Low Cost

Small Footprint Package

Compatible with Leadfree Processing

39 Series

Applications:

Fibre Channel

Server & Storage

Sonet /SDH

802.11 / Wifi

T1/E1, T3/E3

System Clock

3.2

Max.

Frequency

ESR (Equivalent Series Resistance)

3.0 MHz – 3.4 MHz

3.5 MHz – 3.9 MHz

4.0 MHz – 4.9 MHz

5.0 MHz – 5.9 MHz

6.0 MHz – 6.9 MHz

7.0 MHz – 8.9 MHz

9.0 MHz – 12.9 MHz

13.0 MHz – 19.9 MHz

20.0 MHz – 29.9 MHz

30 MHz – 36 MHz

30 MHz – 100 MHz (3 O.T.)

Shunt Capacitance (C0)

Frequency Tolerance @ 25°

Frequency Stability over

Temperature

Crystal Cut

Load Capacitance

Drive Level

Aging

Temperature

Operating

Storage

3 MHz to 100.000 MHz

10.5 Max.

200

Ω

Max.

200

Ω

Max.

200

Ω

Max.

150

Ω

Max.

120

Ω

Max.

120

Ω

Max.

Ω

Max.

Ω

Max.

Ω

Max.

Ω

Max.

100

Ω

Max.

7 pF Max.

±30

ppm Standard (see Part Number Guide for more options)

±50

ppm Standard (see Part Number Guide for more options)

AT Cut Standard

18 pF Standard

1 mW Max.

±5

ppm Max. / Year Standard

8.0 Min.

1.1

Lead Dia. = 0.3

0° C to +70° C Standard (see Part Number Guide for more

options)

-40° C to +85° C Standard

Dimension Units: mm

Part Number Guide

Package

Tolerance

(ppm) at Room

Temperature

B = ±50 ppm

F = ±30 ppm

39 -

G = ±25 ppm

H = ±20 ppm

I = ±15 ppm

J = ±10 ppm*

Sample Part Number:

Stability

(ppm) over Operating

Temperature

B = ±50 ppm

F = ±30 ppm

G = ±25 ppm

H = ±20 ppm

I = ±15 ppm**

J = ±10 ppm**

39 - FB1F18 - 20.000

Operating

Temperature Range

0 = 0°C to +50°C

1 = 0°C to +70°C

2 = -10°C to +60°C

3 = -20°C to +70°C

5 = -40°C to +85°C

9 = -10°C to +50°C

Mode

(overtone)

F = Fundamental

3 = 3

overtone

Load Capacitance

(pF)

Frequency

18 pF Standard

Or Specify

- 20.000 MHz

* Not available at all frequencies. ** Not available for all temperature ranges.

ILSI

America

Phone: 775-851-8880 • Fax: 775-851-8882• e-mail: e-mail@ilsiamerica.com • www.ilsiamerica.com

06/09

Specifications subject to change without notice

Page 1

Recommended Resources

Dual 555 constitutes a 4h sequential timing circuit

TEM-0002 schematic circuit

Refrigerator door opening alarm circuit

Introduction to varistor

3 3/4 digit digital multimeter circuit composed of TSC820

Simple single field effect transistor oscillator circuit

EEWORLD University----[High Precision Laboratory] Interface: 3 Ethernet: [High Precision Laboratory] Interface: 3 Ethernet : https://training.eeworld.com.cn/course/5632...; hi5 Analog electronics

【Altera SoC Experience Tour】+System Loading and Startup Discussion: [i=s]This post was last edited by Xidianboy on 2015-4-19 08:30[/i] This post mainly discusses and verifies the characteristics or advantages of Altera's SOC FPGA startup. Because I have worked on FPGA...; Xidianboy FPGA/CPLD

Set/Reset Flip-Flop Using Rail-to-Rail Op Amp: [i=s]This post was last edited by dontium on 2015-1-23 11:28[/i] [p=30, null, left][font=宋体][font=Verdana][color=#000000] You can make a set/reset flip-flop using two NAND or NOR gates, or you can use...; qwqwqw2088 Analogue and Mixed Signal

40 MCU experiments to help you succeed: 40 MCU experiments to help you succeed...; 二哈 51mcu

The thinnest body [H3C Magic B1] smart router review: H3C Magic B1 router is said to be the thinnest router in the world. It is also H3C's first smart router flagship product for the home consumer market. This product uses a combination of signal directi...; huaiqiao Making friends through disassembly

Top 10 Chinese people's pretentious phenomena, alas?: No.1 Location: Subway and bus Incident: People stick to each other on the subway and bus, and those who pretend to be cool read English (English newspapers, English books) Perhaps people who work in b...; framchina Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components