530SB40M0000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530SB40M0000DGR

530SB40M0000DGR: DescriptionLVDS Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SB40M0000DGR Overview

LVDS Output Clock Oscillator, 40MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB40M0000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	40 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Three-phase electric energy meter wiring circuit b

Input protected picoammeter circuit circuit diagram

Secondary frequency conversion SSB/CW receiver

English Notepad

555 "Happy Birthday to You" Electronic Candle Circuit

IC card reader schematic diagram

ARM interrupt principle, misunderstanding of interrupt nesting: A few days ago, a student asked me about ARM interrupt nesting. I found that what I took for granted in my mind was not easy for students to understand. ARM has seven modes. Here we only discuss SVC, ...; leslie ARM Technology

What are the values of TOUCH_MAX_X, TOUCH_MIN_X, etc. of the touch screen driver set based on?: The LCD of my development board is 800*480. There is no problem with the nk.bin file provided by the development board. However, when I customize it myself using the BSP package provided by the develo...; mynamezj Embedded System

When porting Linux to a USB drive, the startup error "mount: could not find filesystem '/dev/root'" occurs: I want to transplant the linux 2.6.28 system on the hard disk to a USB flash drive. A vmlinux and initrd.img run well on the hard disk. ,0)/grub/splash.xpm.gz hiddenmenu title USB(2.6.28) root (hd0,0)...; pengdingbo Linux and Android

MSP430G2553 driving LCD12864 display problem: I am using msp430g2553 to display Chinese characters on the LCD. However, when I debug in single step mode, it sometimes displays abnormal Chinese characters or letters, and when I run at full speed, ...; 不解释 Microcontroller MCU

USB interruption transfer problem: I made a USB board, the built-in USB of STM32F103C8T6. The interrupt transmission can be enumerated successfully, and the data can be sent out. The current maximum number of data transmissions is 64, ...; chenbingjy stm32/stm8

[GD32L233C-START Review] 14. CAU encryption algorithm AES: For previous posts, please refer to:【GD32L233C-START Review】1. Unboxing [GD32L233C-START Review] 2. Create a new project step by step [GD32L233C-START Evaluation] 3. Porting FreeRTOS to GD32L233 【GD32...; hehung GD32 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components