FT6264L-100DWMLF datasheet, PDF

Datasheet> All Categories > storage> storage> FT6264L-100DWMLF

FT6264L-100DWMLF: DescriptionStandard SRAM, 8KX8, 100ns, CMOS, CDIP28, 0.600 INCH, ROHS COMPLIANT, CERAMIC, DIP-28; Categorystorage storage; File Size744KB，17 Pages; ManufacturerForce Technologies Ltd.; Environmental Compliance

Download Datasheet Parametric View All

FT6264L-100DWMLF Overview

Standard SRAM, 8KX8, 100ns, CMOS, CDIP28, 0.600 INCH, ROHS COMPLIANT, CERAMIC, DIP-28

FT6264L-100DWMLF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Force Technologies Ltd.
Parts packaging code	DIP
package instruction	DIP,
Contacts	28
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum access time	100 ns
JESD-30 code	R-CDIP-T28
memory density	65536 bit
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of terminals	28
word count	8192 words
character code	8000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	8KX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
Maximum seat height	5.89 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm

Preview

Download Datasheet

View All

FT6264(L)

ULTRA HIGH SPEED 8K x 8

STATIC CMOS RAMS

FEATURES

Full CMOS, 6T Cell

High Speed (Equal Access and Cycle Times)

– 8/10/12/15/20/25/35/70/100 ns (Commercial)

– 10/12/15/20/25/35/70/100 ns(Industrial)

– 12/15/20/25/35/45/70/100 ns (Military)

Low Power Operation

Output Enable and Dual Chip Enable Control

Functions

Single 5V±10% Power Supply

Data Retention with 2.0V Supply, 10 µA Typical

Current (FT6264L Military)

Common Data I/O

Fully TTL Compatible Inputs and Outputs

Standard Pinout (JEDEC Approved)

– 28-Pin 300 mil Plastic DIP, SOJ

– 28-Pin 600 mil Plastic DIP (70 & 100ns)

– 28-Pin 300 mil SOP (70 & 100ns)

– 28-Pin 300 mil Ceramic DIP

– 28-Pin 600 mil Ceramic DIP

– 28-Pin 350 x 550 mil LCC

– 32-Pin 450 x 550 mil LCC

– 28-Pin CERPACK

DESCRIPTION

The FT6264 is a 65,536-bit ultra high-speed static RAM

organised as 8K x 8. The CMOS memory requires no

clocks or refreshing and has equal access and cycle

times. Inputs are fully TTL-compatible. The RAM operates

from a single 5V±10% tolerance power supply. With

battery backup, data integrity is maintained with supply

voltages down to 2.0V. Current drain is typically 10 µA

from a 2.0V supply.

Access times as fast as 8 nanoseconds are available,

permitting greatly enhanced system operating speeds.

The FT6264 is available in 28-pin 300 mil DIP and SOJ, 28-

pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil

LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.

The 70ns and 100ns FT6264s are available in the 600 mil

plastic DIP.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

DIP (P5, P6, C5, C5-1, D5-1, D5-2),

SOJ (J5), CERPACK (F4), SOP(S6)

SEE PAGE 7 FOR LCC PIN CONFIGURATIONS

1519B

Rev 1.7

1/17

2011

Recommended Resources

Simple sawtooth wave generator circuit

Stabilized power supply undervoltage protection circuit

Attenuation-feedback tone control circuit

Secondary switching power supply circuit diagram

TDA2008 power amplifier circuit diagram

High-precision linear amplifier circuit

【FPGA Code Learning】Soft Core Processor: There was a small event in the forum some time ago (we don't produce code, we are FPGA code porters [url]https://bbs.eeworld.com.cn/forum.php?mod=viewthread&tid=467513&fromuid=391494[/url]) Everyone w...; 574433742 FPGA/CPLD

Welcome "Huaian Information Vocational and Technical College Student Innovation MCU Technology Exchange Zone" to join EEWORLD: [font=Tahoma][size=2][/size][/font] [font=Tahoma][size=2][/size][/font] [font=Tahoma][size=2][b]March 19th——"Huaian Information Vocational and Technical College Student Innovation MCU Technology Excha...; soso MCU

The meaning and difference of BC, RC and Release versions of software: RC：(Release Candidate)Candidate means candidate. It is used in software to refer to candidate version. Release means to release or publish. Release.Candidate. is the release candidate version. The big...; Wince.Android Embedded System

MCU analog infrared receiver simulation: [i=s] This post was last edited by paulhyde on 2014-9-15 09:00 [/i] Single chip analog infrared receiver simulation...; 576032781 Electronics Design Contest

raw_memcpy((void *)0, (void *)(exception_vector), 128) in main: I saw this function raw_memcpy((void *)0, (void *)(exception_vector), 128) in the main function. I don't quite understand what this means. What does the "0" here represent? What is copied to "0" in th...; 使者0123 Embedded System

GSM SMS sending and receiving based on single chip microcomputer: Recently I am working on GSM SMS sending and receiving based on single chip microcomputer. The teacher requires that I can send SMS in groups. I wonder which hero can help me? ?...; jiangsai0218 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components