LS624-354GT datasheet, PDF - EEWORLD Datasheet

LS624-354GT: DescriptionIC Socket, DIP24, 24 Contact(s), 0.6inch Row Spacing, Solder Kinked Leads,; CategoryThe connector socket; File Size55KB，1 Pages; ManufacturerAdvanced Interconnections Corp.

Download Datasheet Parametric View All

LS624-354GT Overview

IC Socket, DIP24, 24 Contact(s), 0.6inch Row Spacing, Solder Kinked Leads,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Advanced Interconnections Corp.
Reach Compliance Code	_compli
ECCN code	EAR99
Other features	STANDARD: UL 94V-0
body width	0.7 inch
subject depth	0.165 inch
body length	1.2 inch
Contact to complete cooperation	SN-PB ON NI
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrie
Contact material	BRASS
Contact style	RND PIN-SKT
Device slot type	IC SOCKET
Type of equipment used	DIP24
Shell material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e4
Manufacturer's serial number	LS
Installation method	STRAIGHT
Number of contacts	24
Maximum operating temperature	140 °C
Minimum operating temperature	-60 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	0.6 mm
Termination type	SOLDER KINKED LEADS

Ask about CPLD/FPGA clock: The current CPLD clock input uses a 3.3V powered TCXO. I don't know if there will be any problems based on the experience of experts. TCXO says that the output peak-to-peak value is 0.8V, and this is ...; eeleader-mcu FPGA/CPLD

【AT-START-F403A Review】1. Environment setup (including all required files + Stdlib simplified version): 【AT-START-F403A Review】1. Environment setup (including all required files + Stdlib simplified version)I received the board during the National Day holiday, and prepared the environment first. It went ...; mig29 Domestic Chip Exchange

Serial port debugging tool (V1.11), supports uboot, vivi, dnw, gprs, etc.: http://bbs.2@1ic.com/icview-128714-1-1.html...; lfc311 Embedded System

Competition Arrangements: [i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] :lol...; dy321.love Electronics Design Contest

【Altera SoC Experience Tour】+ Transplanting LINUX System+ Oscilloscope Interface: 【Altera SoC Experience Tour】+ Transplanting LINUX System+ Oscilloscope Interface Production...; luweixuancl FPGA/CPLD

Show the process of WEBENCH design + 2 series 3 parallel LED power supply design: In the current design, 2 series and 3 parallel LEDs are required, so WEBENCH is used to design a 2 series and 3 parallel LED power supply as a reference. First open WEBENCH, select LED design, select ...; 闲云潭影 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components