EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9655803VXA

Description
Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16
Categorylogic    logic   
File Size218KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F9655803VXA Overview

Parallel In Serial Out, AC Series, 8-Bit, Right Direction, Complementary Output, CMOS, CDFP16, CERAMIC, DFP-16

5962F9655803VXA Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP,
Reach Compliance Codeunknown
Counting directionRIGHT
seriesAC
JESD-30 codeR-CDFP-F16
JESD-609 codee0
Logic integrated circuit typePARALLEL IN SERIAL OUT
Number of digits8
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)25 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.6 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.731 mm
UT54ACS165E
Radiation-Hardened
8-Bit Parallel Shift Registers
January 2004
www.aeroflex.com/radhard
FEATURES
Complementary outputs
Direct overriding load (data) inputs
Gated clock inputs
Parallel-to-serial data conversions
0.6µm
CRH CMOS Process
- Latchup immune
High speed
Low power consumption
Wide operating power supply from 3.0V to 5.5V
Available QML Q or V processes
16-lead flatpack
FUNCTION TABLE
INPUTS
SH/ CLK CLK SER PARALLEL
LD INH
A ... H
INTERNAL OUTPUTS
OUTPUTS
Q
A
Q
B
Q
H
Q
H
h
L
H
H
H
H
X
L
L
L
H
X
L
X
X
H
L
X
a ... h
X
X
X
X
a
Q
A
H
L
Q
A
b
Q
B
Q
A
Q
A
Q
B
h
Q
H
Q
G
Q
G
Q
H
Q
H
Q
G
Q
G
Q
H
X
DESCRIPTION
The UT54ACS165E is an 8-bit serial shift register that, when clocked,
shifts the data toward serial output Q
H
. Parallel-in access to each stage
is provided by eight individual data inputs that are enabled by a low
level at the SH/LD input. The devices feature a clock inhibit function
and a complemented serial output Q
H
.
Clocking is accomplished by a low-to-high transition of the CLK input
while SH/LD is held high and CLK INH is held low. The functions of
the CLK and CLK INH (clock inhibit) inputs are interchangeable.
Since a low CLK input and a low-to-high transition of CLK INH will
also accomplish clocking, CLK INH should be changed to the high
level only while the CLK input is high. Parallel loading is disabled
when SH/LD is held high. Parallel inputs to the registers are enabled
while SH/LD is low independently of the levels of CLK, CLK INH or
SER inputs.
The device is characterized over the full military temperature range of
-55°C to +125°C.
Note:
1. Q
n
= The state of the referenced output one setup time prior to the Low-to-
High clock transition.
LOGIC SYMBOL
(1)
SH/LD
(15)
CLK INH
(2)
CLK
(10)
SER
(11)
A
(12)
B
(13)
C
(14)
D
(3)
E
(4)
F
(5)
G
(6)
H
SRG8
C1 (LOAD)
≥1
C2/
PINOUT
16-Lead Flatpack
Top View
SH/LD
CLK
E
F
G
H
Q
H
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
CLK INH
D
C
B
A
SER
Q
H
2D
1D
1D
1D
(9)
Q
(7)
H
Q
H
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
1
Please recommend a board for beginners
I would like to ask you guys, I am just learning about microcontrollers, and I want to buy a suitable board on Taobao, do you have any recommendations?...
zszs1018 51mcu
Regarding the problem of evc developing mobile database, please help! I am waiting for your advice online!
I have installed evc++4.0+sp3 and pocket pc 2003sdk English version on my computer. After writing an evc basic database program, the problem when compiling is: fatal error C1083: Cannot open precompil...
z4126 Embedded System
The power solution for high-efficiency SiC FET is here, come and take a look.
Qorvo recently announced a motor control reference design that integrates the PAC5556 smart motor controller with Qorvo’s new silicon carbide (SiC) FETs into a proof-of-concept system-on-chip (SoC) to...
alan000345 RF/Wirelessly
Show the process of WEBENCH design + low-pass filter circuit design
1. Select low-pass filter2. Input filter parameter requirements3. Chev Sherby filter meets this requirement4. Amplitude-frequency and phase-frequency characteristics5. Circuit diagram6. Simulation7. M...
一潭清水 Analogue and Mixed Signal
MSP430G2553 1602 display characters
I checked a lot on the Internet; many people said that it would be easy to use after downloading it, but it was useless. I will write this for myself to read later. It is not very standardized and is ...
fish001 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 742  637  369  203  261  15  13  8  5  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号