EEWORLDEEWORLDEEWORLD

Part Number

Search

DSU1210R274JN

Description
Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.27uF, 1210,
CategoryPassive components    capacitor   
File Size420KB,6 Pages
ManufacturerDUBILIER
Websitehttp://www.dubilier.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

DSU1210R274JN Overview

Ceramic Capacitor, Multilayer, Ceramic, 50V, 5% +Tol, 5% -Tol, X7R, -/+15ppm/Cel TC, 0.27uF, 1210,

DSU1210R274JN Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerDUBILIER
package instruction, 1210
Reach Compliance Codeunknow
ECCN codeEAR99
capacitance0.27 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.7 mm
length3.2 mm
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance5%
Rated (DC) voltage (URdc)50 V
seriesDS(1210,R,50V)
size code1210
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
width2.5 mm
SURFACE MOUNT
NPO, X7R, Y5V/Z5U dielectric
All standard chip sizes
13" reel size available
Our range of SMD multi-layer ceramic capacitors compliments the
leaded capacitors available in radial and axial form.
All product packaging is fully marked with date and lot traceability
information.
Most industry standard sizes are available, including 0402 and
1812.
CERAMIC SURFACE MOUNT MULTI - LAYER DS
SECTION 1
OUTLINE DRAWING
T
L
W
L
mm
1.0±0.1
1.6±0.15
2.0±0.2
3.2±0.2
3.2±0.3
4.5±0.3
5.7±0.4
W
mm
0.5±0.05
0.8±0.1
1.25±0.15
1.6±0.15
2.5±0.3
3.2±0.3
5±0.4
T
mm
0.6 MAX
0.9 MAX
1.3 MAX
1.3 MAX
1.7 MAX
1.6 MAX
2.0 MAX
P
mm
0.2
0.3
0.5
0.5
0.5
0.5
0.5
Size Code
0402
0603
0805
1206
1210
1812
2220
Indicates
termination area
Dimensions in mm
P
C
P
TOLERANCES
Dielectric materials, capacitance values and tolerances are only available in the following
combinations.
Dielectric
Available Tolerances
Capacitance
Tolerance Codes
± 0.25pF, ± 0.5pF
E12 Values
B = ± 0.1pF
COG
± 1%
C = ± 0.25pF
± 2%
D = ± 0.5pF
± 5%
F = ± 1%
G = ± 2%
J = ± 5%
K = ± 10%
M = ± 20%
Z = -20 + 80%
X7R/ X5R
± 5%, ± 20%
E12 Values
**
Y5V
± 20%, -20 + 80%
E6 Values
Z5U
± 20%, -20 + 80%
E6 Values
ORDERING INFORMATION
DS
Part
U
Voltage
U = 50/63V
A = 100V
F = 200V
E = 25V
C = 16V
B = 10V
J = 500V
G = 250V
D = 6.3V
005
Size
0402
0603
0805
1206
1210
1812
2220
C
Dielectric
C = NPO
R =- X7R
X = X5R
G = Y5V
W = Z5U
101
Value
Example
101 = 100pF
102 = 1nF
103 = 10nF
104 = 100nF
J
Tolerance
See Above
**
for code
N
Plating
N = Nickel barrier
1
Fax: 01371 875075
www.dubilier.co.uk
Tel: 01371 875758
[Help] Da Vinci DSP algorithm packaging?
Da Vinci DSP algorithm encapsulation. This is my first time developing a DSP algorithm. How can I encapsulate it in xDM? I have packaged the algorithm library into a library file in CCS. The three int...
breeze505 DSP and ARM Processors
After reading this article, you can get started with optocouplers (fine)
Netizens who have watched it have some opinions....
安_然 Analog electronics
Intel monopolizes Chinese samples: 7-Up reveals the inside story of being punished and downgraded
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:58[/i] Although the "hidden rules" in the PC processor industry have long been an "open secret", Mao Junbiao, vice president of Hedy's ...
探路者 Mobile and portable
Problems porting TI's zigbee protocol stack to LM3S3739?
TI's zigbee protocol stack has problems when porting from LM3S8962 to LM3S3739? Can anyone tell me what the reason is? The picture is in the attachment, and it will not upload the picture....
yuchenglin Microcontroller MCU
Ask for help from God
[color=#333333]I would like to ask the experts whether OPT101 is used to measure the frequency of incident light. Does it output different voltages for incident light of different frequencies or outpu...
LZQMTB 51mcu
Syplify Synthesizer Review
The two most important indicators for evaluating the quality of synthesis are whether the speed is fast and whether the area is small; synplify is a logic synthesis tool specifically for FPGA/ CPLD ; ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1254  2521  566  2016  437  26  51  12  41  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号