2708DLQR datasheet, PDF - EEWORLD Datasheet

2708DLQR: DescriptionOTP ROM, 1KX8, MOS, CDIP24,; Categorystorage storage; File Size222KB，7 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

2708DLQR Overview

OTP ROM, 1KX8, MOS, CDIP24,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP24,.6
Reach Compliance Code	compli
ECCN code	EAR99
Maximum access time	450 ns
JESD-30 code	R-XDIP-T24
JESD-609 code	e0
memory density	8192 bi
Memory IC Type	OTP ROM
memory width	8
Number of terminals	24
word count	1024 words
character code	1000
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	1KX8
Output characteristics	3-STATE
Package body material	CERAMIC
encapsulated code	DIP
Encapsulate equivalent code	DIP24,.6
Package shape	RECTANGULAR
Package form	IN-LINE
surface mount	NO
technology	MOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL

3225 passive crystal oscillator pin definition: [color=rgb(85, 85, 85)][font=微软雅黑, Tahoma,]Bottom view of passive crystal oscillator[/font][/color] [color=rgb(85, 85, 85)][font=微软雅黑, Tahoma,]As shown below: The pad pointed by the arrow in the botto...; 扬兴科技 Industrial Control Electronics

The DIY smart home control part is about to be released, if you are interested, please sign up: Today I discussed with Xiaoyang and other main designers, and asked them to help check it again to ensure the smooth progress of our first project.This is the overall solution for smart home:Smart Hom...; soso DIY/Open Source Hardware

UltraEdit's SystemVerilog keyword settings sharing: The SystemVerilog part is at the end of the file (starting with /L15). Everyone has different idiomatic languages. If you only need to add the SystemVerilog part and keep other settings, just copy thi...; eeleader FPGA/CPLD

Problems encountered in PCI Express design: Use Spartan-6 to make a simple PCIE communication board. When generating the PCIE IP core, open up BAR0 as 128 bytes of IO space, and then directly use the generated reference design to generate the b...; eeleader FPGA/CPLD

The process of 51 single-chip microcomputer executing instructions [Original]: In order to deepen the understanding of 51 single-chip microcomputer instructions for beginners, the process of instruction execution is now described in detail here, hoping to inspire you! The proces...; fdsifhdui 51mcu

Design of dedicated active filter for surface electromyography signal pickup: Electronic Information Network IntroductionMyoelectric signals are the temporal and spatial superposition of motor unit action potentials (MUAPs) in muscles, while surface electromyographic signals ar...; fighting Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components