EEWORLDEEWORLDEEWORLD

Part Number

Search

2225Y02526N1FCR

Description
Ceramic Capacitor, Multilayer, Ceramic, 25V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0261uF, 2225,
CategoryPassive components    capacitor   
File Size151KB,4 Pages
ManufacturerKnowles
Websitehttp://www.knowles.com
Environmental Compliance
Download Datasheet Parametric View All

2225Y02526N1FCR Overview

Ceramic Capacitor, Multilayer, Ceramic, 25V, 1% +Tol, 1% -Tol, C0G, -/+30ppm/Cel TC, 0.0261uF, 2225,

2225Y02526N1FCR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerKnowles
package instruction, 2225
Reach Compliance Codecompli
ECCN codeEAR99
capacitance0.0261 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.5 mm
JESD-609 codee3
length5.7 mm
multi-layerYes
negative tolerance1%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, 13 Inch
positive tolerance1%
Rated (DC) voltage (URdc)25 V
series2225(25V,F,C0G)
size code2225
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width6.3 mm
Multilayer
Summary
Ceramic
Capacitors
Technical
Definitions of Ultra-Stable and Stable
Multilayer Ceramic Capacitors are generally divided into classes
which are defined by the capacitance temperature characteristics
over specified temperature ranges.
These are designated by alpha numeric codes.
Code definitions are summarised below and are also available in the
relevant national and international specifications.
1. C0G - Ultra Stable Class 1 Ceramic (EIA Class 1)
Spec.
CECC
EIA
MIL
Classification
1B/CG
C0G (NP0)
CG (BP)
Temperature
range °C
-55 +125
-55 +125
-55 +125
Maximum
capacitance change
0 ± 30ppm/°C
0 ± 30ppm/°C
0 ± 30ppm/°C
Syfer
dielectric code
C
C
C
Capacitors within this class have a dielectric constant range from 10
to 100. They are used in applications which require ultra stable
dielectric characteristics with negligible dependence of capacitance
and dissipation factor with time, voltage and frequency. They
exhibit the following characteristics:-
a) Time does not significantly affect capacitance and dissipation
factor (Tan
δ)
– no ageing.
b) Capacitance and dissipation factor are not affected by voltage.
c) Linear temperature coefficient.
2. X7R – Stable Class II Ceramic (EIA Class II)
Maximum capacitance change %
over temperature range
No DC volt applied
±20
±15
±15
±15
±15
±20
Rated DC Volt
+20 -30
+15 -25
-
+15 -25
+20 -30
Syfer
dielectric
code
R
X
B
X
B
R
Spec.
CECC
Classification
2C1
2R1
2X1
X7R
BX
BZ
Temperature
range °C
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
-55 +125
EIA
MIL
Capacitors of this type have a dielectric constant range of 1000-
4000, and also have a non-linear temperature characteristic which
exhibits a dielectric constant variation of less than ±15% (2R1)
from its room temperature value, over the specified temperature
range. Generally used for by-passing (decoupling), coupling,
filtering, frequency discrimination, DC blocking and voltage transient
suppression with greater volumetric efficiency than Class l units,
whilst maintaining stability within defined limits.
Capacitance and dissipation factor are affected by:-
Time
(Ageing)
Voltage
(AC or DC)
Frequency
4
Purgatory Legend-ROM War
[align=center]Purgatory Legend[font=Calibri]-ROM[/font][font=宋体]Battle[/font][/align][align=left]In the previous course, we have learned about the phase-locked loop. Next, let’s learn how to use anoth...
梦翼师兄 FPGA/CPLD
ISO26262
Does anyone have the Chinese version of ISO26262? Please give it to me....
1157421908 Automotive Electronics
Advantages and disadvantages of ADXL335 and MPU6050?
I would like to ask about the features and advantages and disadvantages of ADXL335 and MPU6050 modules...
北澜 Electronics Design Contest
SPI communication between FPGA and DSP
Dear experts, does anyone know more about spi communication of fpga? I need to do this recently, but I don't know much about the peripheral interface of fpga. I checked some information and basically ...
文飞4381 FPGA/CPLD
Matrix keyboard 16 keys + independent keys IIC communication bus saves pin resources IIC module
TY-JP01 bus cascadable matrix keyboard module TY-JP01 bus cascadable matrix keyboard module TY-JP01 bus cascadable matrix keyboard module TY-JP01 bus cascadable matrix keyboard module TY-JP01 bus casc...
tianyingkeji Creative Market
Who can measure the phase of a sinusoidal signal using DSP?
Who can use DSP to measure the phase of a sine signal? Is there a source code? I'll take a look...
lsspb DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2923  736  1338  1749  767  59  15  27  36  16 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号